Copertina

High-Level Synthesis of Digital Circuits from Template Haskell and SDF-AP

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Folmer, Hendrik, de Groote, Robert, Bekooij, Marco
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

High-Level Synthesis using SDF-AP, Template Haskell, QuasiQuotes, and GADTs to Generate Circuits from Hierarchical Input Specification
di: Folmer, Hendrik
Pubblicazione: (2025)

DEMOTIC: A Differentiable Sampler for Multi-Level Digital Circuits
di: Ardakani, Arash, et al.
Pubblicazione: (2025)

Dynamic Loop Fusion in High-Level Synthesis
di: Szafarczyk, Robert, et al.
Pubblicazione: (2025)

HLSPilot: LLM-based High-Level Synthesis
di: Xiong, Chenwei, et al.
Pubblicazione: (2024)

System-Level Design Space Exploration for High-Level Synthesis under End-to-End Latency Constraints
di: Liao, Yuchao, et al.
Pubblicazione: (2024)

DAE4HLS: Exposing Memory-Level Parallelism for High-Level Synthesis using Explicit Decoupling
di: Metz, David, et al.
Pubblicazione: (2026)

ChatHLS: Towards Systematic Design Automation and Optimization for High-Level Synthesis
di: Li, Runkai, et al.
Pubblicazione: (2025)

Symbolic Timing Analysis of Digital Circuits Using Analytic Delay Functions
di: Thaqi, Era, et al.
Pubblicazione: (2025)

Signal Prediction for Digital Circuits by Sigmoidal Approximations using Neural Networks
di: Salzmann, Josef, et al.
Pubblicazione: (2024)

Python-based DSL for generating Verilog model of Synchronous Digital Circuits
di: Datar, Mandar, et al.
Pubblicazione: (2024)

A Flexible Template for Edge Generative AI with High-Accuracy Accelerated Softmax & GELU
di: Belano, Andrea, et al.
Pubblicazione: (2024)

FIFOAdvisor: A DSE Framework for Automated FIFO Sizing of High-Level Synthesis Designs
di: Abi-Karam, Stefan, et al.
Pubblicazione: (2025)

OptGM: An Optimized Gate Merging Method to Mitigate NBTI in Digital Circuits
di: Hajisadeghi, Amir M., et al.
Pubblicazione: (2025)

RealProbe: An Automated and Lightweight Performance Profiler for In-FPGA Execution of High-Level Synthesis Designs
di: Kim, Jiho, et al.
Pubblicazione: (2025)

Automatic Hardware Pragma Insertion in High-Level Synthesis: A Non-Linear Programming Approach
di: Pouget, Stéphane, et al.
Pubblicazione: (2024)

AnalogGym: An Open and Practical Testing Suite for Analog Circuit Synthesis
di: Li, Jintao, et al.
Pubblicazione: (2024)

Synthesis of Resource-Efficient Superconducting Circuits with Clock-Free Alternating Logic
di: Volk, Jennifer, et al.
Pubblicazione: (2024)

R-HLS: An IR for Dynamic High-Level Synthesis and Memory Disambiguation based on Regions and State Edges
di: Metz, David, et al.
Pubblicazione: (2024)

Evaluating Large Language Models for Automatic Register Transfer Logic Generation via High-Level Synthesis
di: Swaroopa, Sneha, et al.
Pubblicazione: (2024)

Are LLMs Any Good for High-Level Synthesis?
di: Liao, Yuchao, et al.
Pubblicazione: (2024)

Deep Inverse Design for High-Level Synthesis
di: Chang, Ping, et al.
Pubblicazione: (2024)

CKTSO: High-Performance Parallel Sparse Linear Solver for General Circuit Simulations
di: Chen, Xiaoming
Pubblicazione: (2024)

COmPOSER: Circuit Optimization of mm-wave/RF circuits with Performance-Oriented Synthesis for Efficient Realizations
di: Ghosh, Subhadip, et al.
Pubblicazione: (2026)

Human-AI Interaction: Evaluating LLM Reasoning on Digital Logic Circuit included Graph Problems, in terms of creativity in design and analysis
di: Thota, Yogeswar Reddy, et al.
Pubblicazione: (2026)

CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design
di: Fang, Wenji, et al.
Pubblicazione: (2025)

OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
di: Sarkar, Rishov, et al.
Pubblicazione: (2025)

Relational Hoare Logic for High-Level Synthesis of Hardware Accelerators
di: Tanaka, Izumi, et al.
Pubblicazione: (2026)

Accelerating Transistor-Level Simulation of Integrated Circuits via Equivalence of RC Long-Chain Structures
di: Tang, Ruibai, et al.
Pubblicazione: (2025)

ArchXBench: A Complex Digital Systems Benchmark Suite for LLM Driven RTL Synthesis
di: Purini, Suresh, et al.
Pubblicazione: (2025)

LightningSimV2: Faster and Scalable Simulation for High-Level Synthesis via Graph Compilation and Optimization
di: Sarkar, Rishov, et al.
Pubblicazione: (2024)

High-Resolution, Multi-Channel FPGA-Based Time-to-Digital Converter
di: Jakli, Balazs, et al.
Pubblicazione: (2024)

SRAM-PG: Power Delivery Network Benchmarks from SRAM Circuits
di: Shen, Shan, et al.
Pubblicazione: (2024)

High-Level Surface Code Decoding via Parallel FFNNs on CIM Platforms
di: Wang, Hao, et al.
Pubblicazione: (2024)

Improving Instruction Fetch Efficiency via High-Level Program Map Traversal
di: Murthy, Shyam, et al.
Pubblicazione: (2024)

CPPL: A Circuit Prompt Programming Language
di: Yin, Shuo, et al.
Pubblicazione: (2026)

JugglePAC: A Pipelined Accumulation Circuit
di: Houraniah, Ahmad, et al.
Pubblicazione: (2023)

High-Performance Pipelined NTT Accelerators with Homogeneous Digit-Serial Modulo Arithmetic
di: Alexakis, George, et al.
Pubblicazione: (2025)

Optimizing High-Level Synthesis Designs with Retrieval-Augmented Large Language Models
di: Xu, Haocheng, et al.
Pubblicazione: (2024)

Recurrent CircuitSAT Sampling for Sequential Circuits
di: Ardakani, Arash, et al.
Pubblicazione: (2025)

SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis
di: Shao, Kunming, et al.
Pubblicazione: (2024)