Image de couverture de livre

High-Level Synthesis using SDF-AP, Template Haskell, QuasiQuotes, and GADTs to Generate Circuits from Hierarchical Input Specification

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteur principal:	Folmer, Hendrik
Format:	Preprint
Publié:	2025
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

High-Level Synthesis of Digital Circuits from Template Haskell and SDF-AP
par: Folmer, Hendrik, et autres
Publié: (2025)

DAE4HLS: Exposing Memory-Level Parallelism for High-Level Synthesis using Explicit Decoupling
par: Metz, David, et autres
Publié: (2026)

Dynamic Loop Fusion in High-Level Synthesis
par: Szafarczyk, Robert, et autres
Publié: (2025)

HLSPilot: LLM-based High-Level Synthesis
par: Xiong, Chenwei, et autres
Publié: (2024)

A Flexible Template for Edge Generative AI with High-Accuracy Accelerated Softmax & GELU
par: Belano, Andrea, et autres
Publié: (2024)

Evaluating Large Language Models for Automatic Register Transfer Logic Generation via High-Level Synthesis
par: Swaroopa, Sneha, et autres
Publié: (2024)

System-Level Design Space Exploration for High-Level Synthesis under End-to-End Latency Constraints
par: Liao, Yuchao, et autres
Publié: (2024)

DEMOTIC: A Differentiable Sampler for Multi-Level Digital Circuits
par: Ardakani, Arash, et autres
Publié: (2025)

CKTSO: High-Performance Parallel Sparse Linear Solver for General Circuit Simulations
par: Chen, Xiaoming
Publié: (2024)

ChatHLS: Towards Systematic Design Automation and Optimization for High-Level Synthesis
par: Li, Runkai, et autres
Publié: (2025)

FIFOAdvisor: A DSE Framework for Automated FIFO Sizing of High-Level Synthesis Designs
par: Abi-Karam, Stefan, et autres
Publié: (2025)

RealProbe: An Automated and Lightweight Performance Profiler for In-FPGA Execution of High-Level Synthesis Designs
par: Kim, Jiho, et autres
Publié: (2025)

Automatic Hardware Pragma Insertion in High-Level Synthesis: A Non-Linear Programming Approach
par: Pouget, Stéphane, et autres
Publié: (2024)

Mozart: A Chiplet Ecosystem-Accelerator Codesign Framework for Composable Bespoke Application Specific Integrated Circuits
par: Jin, Haoran, et autres
Publié: (2025)

AnalogGym: An Open and Practical Testing Suite for Analog Circuit Synthesis
par: Li, Jintao, et autres
Publié: (2024)

Synthesis of Resource-Efficient Superconducting Circuits with Clock-Free Alternating Logic
par: Volk, Jennifer, et autres
Publié: (2024)

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation
par: Gao, Ming, et autres
Publié: (2025)

Hierarchical Mixture of Experts: Generalizable Learning for High-Level Synthesis
par: Li, Weikai, et autres
Publié: (2024)

R-HLS: An IR for Dynamic High-Level Synthesis and Memory Disambiguation based on Regions and State Edges
par: Metz, David, et autres
Publié: (2024)

Skip the Benchmark: Generating System-Level High-Level Synthesis Data using Generative Machine Learning
par: Liao, Yuchao, et autres
Publié: (2024)

Are LLMs Any Good for High-Level Synthesis?
par: Liao, Yuchao, et autres
Publié: (2024)

Deep Inverse Design for High-Level Synthesis
par: Chang, Ping, et autres
Publié: (2024)

Signal Prediction for Digital Circuits by Sigmoidal Approximations using Neural Networks
par: Salzmann, Josef, et autres
Publié: (2024)

COmPOSER: Circuit Optimization of mm-wave/RF circuits with Performance-Oriented Synthesis for Efficient Realizations
par: Ghosh, Subhadip, et autres
Publié: (2026)

AutoINV: Automated Invariant Generation Framework for Formal Verification on High-Level Synthesis Designs
par: Zhou, Xiaofeng, et autres
Publié: (2026)

AssertMiner: Module-Level Spec Generation and Assertion Mining using Static Analysis Guided LLMs
par: Lyu, Hongqin, et autres
Publié: (2025)

CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design
par: Fang, Wenji, et autres
Publié: (2025)

SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators
par: Brignone, Giovanni, et autres
Publié: (2024)

OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
par: Sarkar, Rishov, et autres
Publié: (2025)

Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs
par: Gao, Mingzhe, et autres
Publié: (2024)

AssertLLM: Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
par: Yan, Zhiyuan, et autres
Publié: (2024)

Relational Hoare Logic for High-Level Synthesis of Hardware Accelerators
par: Tanaka, Izumi, et autres
Publié: (2026)

AssertLLM: Generating and Evaluating Hardware Verification Assertions from Design Specifications via Multi-LLMs
par: Fang, Wenji, et autres
Publié: (2024)

A Paradigm for Generalized Multi-Level Priority Encoders
par: Phillips, Maxwell, et autres
Publié: (2026)

Accelerating Transistor-Level Simulation of Integrated Circuits via Equivalence of RC Long-Chain Structures
par: Tang, Ruibai, et autres
Publié: (2025)

LightningSimV2: Faster and Scalable Simulation for High-Level Synthesis via Graph Compilation and Optimization
par: Sarkar, Rishov, et autres
Publié: (2024)

SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model
par: Li, Mengming, et autres
Publié: (2024)

Graphitron: A Domain Specific Language for FPGA-based Graph Processing Accelerator Generation
par: Zhang, Xinmiao, et autres
Publié: (2024)

ChipMind: Retrieval-Augmented Reasoning for Long-Context Circuit Design Specifications
par: Xing, Changwen, et autres
Publié: (2025)

A Hybrid Delay Model for Interconnected Multi-Input Gates
par: Ferdowsi, Arman, et autres
Publié: (2024)