Image de couverture de livre

ML For Hardware Design Interpretability: Challenges and Opportunities

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Baartmans, Raymond, Ensinger, Andrew, Agostinelli, Victor, Chen, Lizhong
Format:	Preprint
Publié:	2025
Sujets:	Machine Learning Artificial Intelligence Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

FLAASH: Flexible Accelerator Architecture for Sparse High-Order Tensor Contraction
par: Kulp, Gabriel, et autres
Publié: (2024)

Architect in the Loop Agentic Hardware Design and Verification
par: Mohammed, Mubarek
Publié: (2025)

Challenges and Research Directions for Large Language Model Inference Hardware
par: Ma, Xiaoyu, et autres
Publié: (2026)

Learning to Compare Hardware Designs for High-Level Synthesis
par: Bai, Yunsheng, et autres
Publié: (2024)

AIRCHITECT v2: Learning the Hardware Accelerator Design Space through Unified Representations
par: Seo, Jamin, et autres
Publié: (2025)

Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs
par: Sabih, Muhammad, et autres
Publié: (2025)

DALI-PD: Diffusion-based Synthetic Layout Heatmap Generation for ML in Physical Design
par: Wu, Bing-Yue, et autres
Publié: (2025)

AccLLM: Accelerating Long-Context LLM Inference Via Algorithm-Hardware Co-Design
par: Liang, Yanbiao, et autres
Publié: (2025)

MC$^2$A: Enabling Algorithm-Hardware Co-Design for Efficient Markov Chain Monte Carlo Acceleration
par: Zhao, Shirui, et autres
Publié: (2025)

Causal AI For AMS Circuit Design: Interpretable Parameter Effects Analysis
par: Hussain, Mohyeu, et autres
Publié: (2026)

HDReason: Algorithm-Hardware Codesign for Hyperdimensional Knowledge Graph Reasoning
par: Chen, Hanning, et autres
Publié: (2024)

ConSmax: Hardware-Friendly Alternative Softmax with Learnable Parameters
par: Liu, Shiwei, et autres
Publié: (2024)

Hardware Efficient Approximate Convolution with Tunable Error Tolerance for CNNs
par: Shashidhar, Vishal, et autres
Publié: (2026)

On-Chip Hardware-Aware Quantization for Mixed Precision Neural Networks
par: Huang, Wei, et autres
Publié: (2023)

Enabling Physical AI at the Edge: Hardware-Accelerated Recovery of System Dynamics
par: Xu, Bin, et autres
Publié: (2025)

MixPE: Quantization and Hardware Co-design for Efficient LLM Inference
par: Zhang, Yu, et autres
Publié: (2024)

AIM: Software and Hardware Co-design for Architecture-level IR-drop Mitigation in High-performance PIM
par: Zhang, Yuanpeng, et autres
Publié: (2025)

Extending Straight-Through Estimation for Robust Neural Networks on Analog CIM Hardware
par: Feng, Yuannuo, et autres
Publié: (2025)

HPD: Hybrid Projection Decomposition for Robust State Space Models on Analog CIM Hardware
par: Feng, Yuannuo, et autres
Publié: (2025)

LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges
par: Knechtel, Johann, et autres
Publié: (2026)

rule4ml: An Open-Source Tool for Resource Utilization and Latency Estimation for ML Models on FPGA
par: Rahimifar, Mohammad Mehdi, et autres
Publié: (2024)

Agent Factories for High Level Synthesis: How Far Can General-Purpose Coding Agents Go in Hardware Optimization?
par: Bhandwaldar, Abhishek, et autres
Publié: (2026)

A Survey: Collaborative Hardware and Software Design in the Era of Large Language Models
par: Guo, Cong, et autres
Publié: (2024)

A Hybrid Edge Classifier: Combining TinyML-Optimised CNN with RRAM-CMOS ACAM for Energy-Efficient Inference
par: Woodward, Kieran, et autres
Publié: (2025)

Multimodal Chip Physical Design Engineer Assistant
par: Tsai, Yun-Da, et autres
Publié: (2025)

AutoHLS: Learning to Accelerate Design Space Exploration for HLS Designs
par: Ahmed, Md Rubel, et autres
Publié: (2024)

Report for NSF Workshop on AI for Electronic Design Automation
par: Chen, Deming, et autres
Publié: (2026)

Forecasting LLM Inference Performance via Hardware-Agnostic Analytical Modeling
par: Patwari, Rajeev, et autres
Publié: (2025)

David vs. Goliath: Can Small Models Win Big with Agentic AI in Hardware Design?
par: Shankar, Shashwat, et autres
Publié: (2025)

HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip Design
par: Tang, Jinwei, et autres
Publié: (2024)

Design Rules for Extreme-Edge Scientific Computing on AI Engines
par: Ma, Zhenghua, et autres
Publié: (2026)

Supervised Learning for Analog and RF Circuit Design: Benchmarks and Comparative Insights
par: Mehradfar, Asal, et autres
Publié: (2025)

Automated Design and Optimization of Distributed Filtering Circuits via Reinforcement Learning
par: Gao, Peng, et autres
Publié: (2024)

FP6-LLM: Efficiently Serving Large Language Models Through FP6-Centric Algorithm-System Co-Design
par: Xia, Haojun, et autres
Publié: (2024)

FlexLLM: Composable HLS Library for Flexible Hybrid LLM Accelerator Design
par: Zhang, Jiahao, et autres
Publié: (2026)

MATADOR: Automated System-on-Chip Tsetlin Machine Design Generation for Edge Applications
par: Rahman, Tousif, et autres
Publié: (2024)

Evaluating LLMs for Hardware Design and Test
par: Blocklove, Jason, et autres
Publié: (2024)

Cross-Modality Program Representation Learning for Electronic Design Automation with High-Level Synthesis
par: Qin, Zongyue, et autres
Publié: (2024)

ChipExpert: The Open-Source Integrated-Circuit-Design-Specific Large Language Model
par: Xu, Ning, et autres
Publié: (2024)

ALADIN: Accuracy-Latency-Aware Design-space Inference Analysis for Embedded AI Accelerators
par: Baldi, T., et autres
Publié: (2026)