Imagen de Portada

GenEDA: Towards Generative Netlist Functional Reasoning via Cross-Modal Circuit Encoder-Decoder Alignment

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Fang, Wenji, Wang, Jing, Lu, Yao, Liu, Shang, Xie, Zhiyao
Formato:	Preprint
Publicado:	2025
Materias:	Machine Learning Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

A Survey of Circuit Foundation Model: Foundation AI Models for VLSI Circuit Design and EDA
por: Fang, Wenji, et al.
Publicado: (2025)

ATLAS: A Self-Supervised and Cross-Stage Netlist Power Model for Fine-Grained Time-Based Layout Power Analysis
por: Li, Wenkai, et al.
Publicado: (2025)

CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design
por: Fang, Wenji, et al.
Publicado: (2025)

NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph
por: Fang, Wenji, et al.
Publicado: (2025)

OpenLLM-RTL: Open Dataset and Benchmark for LLM-Aided Design RTL Generation
por: Liu, Shang, et al.
Publicado: (2025)

Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization
por: Fang, Wenji, et al.
Publicado: (2024)

SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model
por: Li, Mengming, et al.
Publicado: (2024)

RTLCoder: Outperforming GPT-3.5 in Design RTL Generation with Our Open-Source Dataset and Lightweight Solution
por: Liu, Shang, et al.
Publicado: (2023)

AssertLLM: Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
por: Yan, Zhiyuan, et al.
Publicado: (2024)

AssertLLM: Generating and Evaluating Hardware Verification Assertions from Design Specifications via Multi-LLMs
por: Fang, Wenji, et al.
Publicado: (2024)

Profile-Guided Temporal Prefetching
por: Li, Mengming, et al.
Publicado: (2025)

Dr. RTL: Autonomous Agentic RTL Optimization through Tool-Grounded Self-Improvement
por: Fang, Wenji, et al.
Publicado: (2026)

AssertLLM2: A Comprehensive LLM Benchmark for Assertion Generation from Design Specifications
por: Wu, Yuchao, et al.
Publicado: (2026)

ReadyPower: A Reliable, Interpretable, and Handy Architectural Power Model Based on Analytical Framework
por: Zhang, Qijun, et al.
Publicado: (2025)

The Dawn of AI-Native EDA: Opportunities and Challenges of Large Circuit Models
por: Chen, Lei, et al.
Publicado: (2024)

Masala-CHAI: A Large-Scale SPICE Netlist Dataset for Analog Circuits by Harnessing AI
por: Bhandari, Jitendra, et al.
Publicado: (2024)

FirePower: Towards a Foundation with Generalizable Knowledge for Architecture-Level Power Modeling
por: Zhang, Qijun, et al.
Publicado: (2024)

DE-HNN: An effective neural model for Circuit Netlist representation
por: Luo, Zhishang, et al.
Publicado: (2024)

AutoPower: Automated Few-Shot Architecture-Level Power Modeling by Power Group Decoupling
por: Zhang, Qijun, et al.
Publicado: (2025)

ForgeEDA: A Comprehensive Multimodal Dataset for Advancing EDA
por: Shi, Zhengyuan, et al.
Publicado: (2025)

ArchPower: Dataset for Architecture-Level Power Modeling of Modern CPU Design
por: Zhang, Qijun, et al.
Publicado: (2025)

AXON: An Automated Netlist Optimization Framework for High-Speed Adders
por: Yang, Tiantian, et al.
Publicado: (2026)

Pointer: An Energy-Efficient ReRAM-based Point Cloud Recognition Accelerator with Inter-layer and Intra-layer Optimizations
por: Zhang, Qijun, et al.
Publicado: (2024)

ChatEDA: A Large Language Model Powered Autonomous Agent for EDA
por: He, Zhuolun, et al.
Publicado: (2023)

ShortCircuit: AlphaZero-Driven Circuit Design
por: Tsaras, Dimitrios, et al.
Publicado: (2024)

IICPilot: An Intelligent Integrated Circuit Backend Design Framework Using Open EDA
por: Jiang, Zesong, et al.
Publicado: (2024)

The Survey of Chiplet-based Integrated Architecture: An EDA perspective
por: Chen, Shixin, et al.
Publicado: (2024)

FluxEDA: A Unified Execution Infrastructure for Stateful Agentic EDA
por: Chen, Zhengrui, et al.
Publicado: (2026)

SPICEMixer - Netlist-Level Circuit Evolution
por: Uhlich, Stefan, et al.
Publicado: (2025)

Aligning Netlist to Source Code using SynAlign
por: Garg, Sakshi, et al.
Publicado: (2025)

There and Back Again: A Netlist's Tale with Much Egraphin'
por: Smith, Gus Henry, et al.
Publicado: (2024)

ArtNet: Hierarchical Clustering-Based Artificial Netlist Generator for ML and DTCO Application
por: Kang, Andrew B. Kahng. Seokhyeong, et al.
Publicado: (2025)

EquivFusion: Unifying Hardware Equivalence Checking from Algorithms to Netlists via MLIR
por: Zhu, Jiaying, et al.
Publicado: (2026)

EDA-Aware RTL Generation with Large Language Models
por: Islam, Mubashir ul, et al.
Publicado: (2024)

Integrating Prefetcher Selection with Dynamic Request Allocation Improves Prefetching Efficiency
por: Li, Mengming, et al.
Publicado: (2025)

SynFuzz: Leveraging Fuzzing of Netlist to Detect Synthesis Bugs
por: Saravanan, Raghul, et al.
Publicado: (2025)

GenDRAM:Hardware-Software Co-Design of General Platform in DRAM
por: Lu, Tsung-Han, et al.
Publicado: (2026)

AiEDA: Agentic AI Design Framework for Digital ASIC System Design
por: Patra, Aditya, et al.
Publicado: (2024)

AssertGen: Enhancement of LLM-aided Assertion Generation through Cross-Layer Signal Bridging
por: Lyu, Hongqin, et al.
Publicado: (2025)

ICP: Exploiting Instruction Correlation for Prefetching Irregular Memory Accesses
por: Li, Mengming, et al.
Publicado: (2026)