Skip to content
VuFind
  • Login
    • English
    • Deutsch
    • Español
    • Français
    • Italiano
Advanced
  • Cite this
  • Text this
  • Email this
  • Print
  • Export Record
    • Export to RefWorks
    • Export to EndNoteWeb
    • Export to EndNote
  • Save to List
  • Permanent link
Cover Image

Saved in:
Bibliographic Details
Main Authors: Wang, Yiting, Ye, Wanghao, Guo, Ping, He, Yexiao, Wang, Ziyao, Tian, Bowei, He, Shwai, Sun, Guoheng, Shen, Zheyu, Chen, Sihan, Srivastava, Ankur, Zhang, Qingfu, Qu, Gang, Li, Ang
Format: Preprint
Published: 2025
Subjects:
Hardware Architecture
Artificial Intelligence
Machine Learning
Programming Languages
Online Access:https://arxiv.org/abs/2504.10369
Tags: Add Tag
No Tags, Be the first to tag this record!
  • Holdings
  • Description
  • Table of Contents
  • Comments
  • Similar Items
  • Staff View

Internet

https://arxiv.org/abs/2504.10369

Similar Items

  • MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis Optimization
    by: Wang, Yiting, et al.
    Published: (2025)
  • EvoVerilog: Large Langugage Model Assisted Evolution of Verilog Code
    by: Guo, Ping, et al.
    Published: (2025)
  • VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation
    by: Wang, Yiting, et al.
    Published: (2025)
  • CoIn: Counting the Invisible Reasoning Tokens in Commercial Opaque LLM APIs
    by: Sun, Guoheng, et al.
    Published: (2025)
  • Fair Diagnosis: Leveraging Causal Modeling to Mitigate Medical Bias
    by: Tian, Bowei, et al.
    Published: (2024)

Search Options

  • Search History
  • Advanced Search

Find More

  • Browse the Catalog
  • Browse Alphabetically
  • Explore Channels
  • Course Reserves
  • New Items

Need Help?

  • Search Tips
  • Ask a Librarian
  • FAQs