FPGA-Optimized Hardware Accelerator for Fast Fourier Transform and Singular Value Decomposition in AI

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Ding, Hong, Kang, Chia Chao, Xi, SuYang, Liu, Zehang, Zhang, Xuan, Ding, Yi
Format:	Preprint
Published:	2025
Subjects:	Hardware Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Internet

https://arxiv.org/abs/2504.10411