:: Library Catalog

Cover Image

Saved in:

Bibliographic Details
Main Authors:	Gonul, Yilmaz Ege, Taskin, Baris
Format:	Preprint
Published:	2025
Subjects:	Hardware Architecture
Online Access:	https://arxiv.org/abs/2504.11376
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Multi-Phase Coupled CMOS Ring Oscillator based Potts Machine
by: Gonul, Yilmaz Ege, et al.
Published: (2025)

An ASIC Emulated Oscillator Ising/Potts Machine Solving Combinatorial Optimization Problems
by: Gonul, Yilmaz Ege, et al.
Published: (2026)

GPU-Accelerated Simulated Oscillator Ising/Potts Machine Solving Combinatorial Optimization Problems
by: Gonul, Yilmaz Ege, et al.
Published: (2025)

Design-Oriented Modeling of TSV Substrate Noise Coupling to Ring VCOs
by: Exouzidis, Ilias, et al.
Published: (2026)

Efficient CMOS Invertible Logic Using Stochastic Computing
by: Smithson, Sean C., et al.
Published: (2026)

A 64-Spin All-to-All CMOS Ising Machine with Landscape Perturbation Achieving 2.28 nJ/Edge-Bit Energy-to-Solution
by: Salim, Ahmet Yusuf, et al.
Published: (2026)

A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors
by: Torrens, Gabriel, et al.
Published: (2024)

A 33.6-136.2 TOPS/W Nonlinear Analog Computing-In-Memory Macro for Multi-bit LSTM Accelerator in 65 nm CMOS
by: Yang, Junyi, et al.
Published: (2025)

Architecture, Simulation and Software Stack to Support Post-CMOS Accelerators: The ARCHYTAS Project
by: Agosta, Giovanni, et al.
Published: (2025)

An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies
by: Alorda, Bartomeu, et al.
Published: (2024)

MASQ: Accelerating Masked Diffusion via Stage-Wise Multi-Precision Quantization
by: Kim, Seeyeon, et al.
Published: (2026)

Basilisk: An End-to-End Open-Source Linux-Capable RISC-V SoC in 130nm CMOS
by: Scheffler, Paul, et al.
Published: (2024)

HDLFORGE: A Two-Stage Multi-Agent Framework for Efficient Verilog Code Generation with Adaptive Model Escalation
by: Abdollahi, Armin, et al.
Published: (2026)

Beehive: A Flexible Network Stack for Direct-Attached Accelerators
by: Lim, Katie, et al.
Published: (2024)

A CMOS Probabilistic Computing Chip With In-situ hardware Aware Learning
by: Jhonsa, Jinesh, et al.
Published: (2025)

MACO: Exploring GEMM Acceleration on a Loosely-Coupled Multi-core Processor
by: Sui, Bingcai, et al.
Published: (2024)

Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS
by: Sauter, Philippe, et al.
Published: (2025)

On the Excitability of Ultra-Low-Power CMOS Analog Spiking Neurons
by: Van Brandt, Léopold, et al.
Published: (2025)

Fast-Locking and High-Resolution Mixed-Mode DLL with Binary Search and Clock Failure Detection for Wide Frequency Ranges in 3-nm FinFET CMOS
by: Wainstein, Nicolás, et al.
Published: (2025)

VIKIN: A Reconfigurable Accelerator for KANs and MLPs with Two-Stage Sparsity Support
by: Ou, Wenhui, et al.
Published: (2026)

Towards a Cryogenic CMOS-Memristor Neural Decoder for Quantum Error Correction
by: Mouny, Pierre-Antoine, et al.
Published: (2025)

NeRTCAM: CAM-Based CMOS Implementation of Reference Frames for Neuromorphic Processors
by: Nair, Harideep, et al.
Published: (2024)

Implementation and Performance Evaluation of CMOS-integrated Memristor-driven Flip-flop Circuits
by: Tiwari, Paras, et al.
Published: (2026)

GCC: A 3DGS Inference Architecture with Gaussian-Wise and Cross-Stage Conditional Processing
by: Pei, Minnan, et al.
Published: (2025)

SOFA: A Compute-Memory Optimized Sparsity Accelerator via Cross-Stage Coordinated Tiling
by: Wang, Huizheng, et al.
Published: (2024)

Hardware-Friendly Implementation of Physical Reservoir Computing with CMOS-based Time-domain Analog Spiking Neurons
by: Kimura, Nanako, et al.
Published: (2024)

Embedded FPGA Developments in 130nm and 28nm CMOS for Machine Learning in Particle Detector Readout
by: Gonski, Julia, et al.
Published: (2024)

Multi-Objective Hardware-Mapping Co-Optimisation for Multi-DNN Workloads on Chiplet-based Accelerators
by: Das, Abhijit, et al.
Published: (2022)

relOBI: A Reliable Low-latency Interconnect for Tightly-Coupled On-chip Communication
by: Rogenmoser, Michael, et al.
Published: (2025)

Workload-Aware Early-Stage Power Delivery Network Optimization via Architectural Power Traces
by: Hayes, Oran, et al.
Published: (2026)

ATLAS: A Self-Supervised and Cross-Stage Netlist Power Model for Fine-Grained Time-Based Layout Power Analysis
by: Li, Wenkai, et al.
Published: (2025)

Fleet: Hierarchical Task-based Abstraction for Megakernels on Multi-Die GPUs
by: Chowdhary, Sangeeta, et al.
Published: (2026)

J3DAI: A tiny DNN-Based Edge AI Accelerator for 3D-Stacked CMOS Image Sensor
by: Tain, Benoit, et al.
Published: (2025)

Loop Control Management in Tightly Coupled Processor Arrays (TCPAs)
by: Walter, Dominik, et al.
Published: (2026)

HENNC: Hardware Engine for Artificial Neural Network-based Chaotic Oscillators
by: Vaziri, Mobin, et al.
Published: (2024)

A Reconfigurable Time-Domain In-Memory Computing Macro using FeFET-Based CAM with Multilevel Delay Calibration in 28 nm CMOS
by: Mattar, Jeries, et al.
Published: (2025)

RTLSeek: Boosting the LLM-Based RTL Generation with Multi-Stage Diversity-Oriented Reinforcement Learning
by: Zhang, Xinyu, et al.
Published: (2026)

A Multicast-Capable AXI Crossbar for Many-core Machine Learning Accelerators
by: Colagrande, Luca, et al.
Published: (2025)

Late Breaking Results: CHESSY: Coupled Hybrid Emulation with SystemC-FPGA Synchronization
by: Ruotolo, Lorenzo, et al.
Published: (2026)

Changing the Game: The Bounce-Bind Ising Machine
by: Zhang, Haiyang, et al.
Published: (2026)