Copertina

A CMOS Probabilistic Computing Chip With In-situ hardware Aware Learning

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Jhonsa, Jinesh, Whitehead, William, McCarthy, David, Chowdhury, Shuvro, Camsari, Kerem, Theogarajan, Luke
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture Artificial Intelligence
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Mean-Field Assisted Deep Boltzmann Learning with Probabilistic Computers
di: Chowdhury, Shuvro, et al.
Pubblicazione: (2024)

Probabilistic approximate optimization using single-photon avalanche diode arrays
di: Alswaidan, Ziyad, et al.
Pubblicazione: (2026)

Next-generation Probabilistic Computing Hardware with 3D MOSAICs, Illusion Scale-up, and Co-design
di: Srimani, Tathagata, et al.
Pubblicazione: (2024)

Scalable Connectivity for Ising Machines: Dense to Sparse
di: Sajeeb, M Mahmudul Hasan, et al.
Pubblicazione: (2025)

ChipGPT: How far are we from natural language hardware design
di: Chang, Kaiyan, et al.
Pubblicazione: (2023)

HAPM -- Hardware Aware Pruning Method for CNN hardware accelerators in resource constrained devices
di: Peccia, Federico Nicolas, et al.
Pubblicazione: (2024)

Efficient CMOS Invertible Logic Using Stochastic Computing
di: Smithson, Sean C., et al.
Pubblicazione: (2026)

ChipAlign: Instruction Alignment in Large Language Models for Chip Design via Geodesic Interpolation
di: Deng, Chenhui, et al.
Pubblicazione: (2024)

Non-Overlapping Placement of Macro Cells based on Reinforcement Learning in Chip Design
di: Yu, Tao, et al.
Pubblicazione: (2024)

ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
di: Yu, Zhongkai, et al.
Pubblicazione: (2026)

On-Chip Hardware-Aware Quantization for Mixed Precision Neural Networks
di: Huang, Wei, et al.
Pubblicazione: (2023)

Exploring the Potential of Wireless-enabled Multi-Chip AI Accelerators
di: Irabor, Emmanuel, et al.
Pubblicazione: (2025)

Benchmarking End-To-End Performance of AI-Based Chip Placement Algorithms
di: Wang, Zhihai, et al.
Pubblicazione: (2024)

J3DAI: A tiny DNN-Based Edge AI Accelerator for 3D-Stacked CMOS Image Sensor
di: Tain, Benoit, et al.
Pubblicazione: (2025)

ChipMind: Retrieval-Augmented Reasoning for Long-Context Circuit Design Specifications
di: Xing, Changwen, et al.
Pubblicazione: (2025)

VeriHGN: Heterogeneous Graph-Based Congestion Prediction for Chip Layout Verification
di: Hu, Runbang, et al.
Pubblicazione: (2026)

Rome was Not Built in a Single Step: Hierarchical Prompting for LLM-based Chip Design
di: Nakkab, Andre, et al.
Pubblicazione: (2024)

A Two Level Neural Approach Combining Off-Chip Prediction with Adaptive Prefetch Filtering
di: Jamet, Alexandre Valentin, et al.
Pubblicazione: (2024)

WIP: Turning Fake Chips into Learning Opportunities
di: Mehraban, Haniye, et al.
Pubblicazione: (2025)

IMAGINE: An 8-to-1b 22nm FD-SOI Compute-In-Memory CNN Accelerator With an End-to-End Analog Charge-Based 0.15-8POPS/W Macro Featuring Distribution-Aware Data Reshaping
di: Kneip, Adrian, et al.
Pubblicazione: (2024)

REASON: Accelerating Probabilistic Logical Reasoning for Scalable Neuro-Symbolic Intelligence
di: Wan, Zishen, et al.
Pubblicazione: (2026)

Latency optimized Deep Neural Networks (DNNs): An Artificial Intelligence approach at the Edge using Multiprocessor System on Chip (MPSoC)
di: Omidsajedi, Seyed Nima, et al.
Pubblicazione: (2024)

Messaging-based Adaptive Vector Computing (MAVeC) Accelerator for AI Workloads
di: Chowdhury, Md. Rownak Hossain, et al.
Pubblicazione: (2024)

Chip Placement with Diffusion Models
di: Lee, Vint, et al.
Pubblicazione: (2024)

ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning
di: Chen, Zhirong, et al.
Pubblicazione: (2025)

A Logic-Reuse Approach to Nibble-based Multiplier Design for Low Power Vector Computing
di: Chowdhury, Md Rownak Hossain, et al.
Pubblicazione: (2026)

MCMComm: Hardware-Software Co-Optimization for End-to-End Communication in Multi-Chip-Modules
di: Raj, Ritik, et al.
Pubblicazione: (2025)

CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design
di: Fang, Wenji, et al.
Pubblicazione: (2025)

A 33.6-136.2 TOPS/W Nonlinear Analog Computing-In-Memory Macro for Multi-bit LSTM Accelerator in 65 nm CMOS
di: Yang, Junyi, et al.
Pubblicazione: (2025)

What Is Next for LLMs? Next-Generation AI Computing Hardware Using Photonic Chips
di: Li, Renjie, et al.
Pubblicazione: (2025)

Large Processor Chip Model
di: Chang, Kaiyan, et al.
Pubblicazione: (2025)

Multimodal Chip Physical Design Engineer Assistant
di: Tsai, Yun-Da, et al.
Pubblicazione: (2025)

FlowPlace: Flow Matching for Chip Placement
di: Xie, Peng, et al.
Pubblicazione: (2026)

A Multi-Stage Potts Machine based on Coupled CMOS Ring Oscillators
di: Gonul, Yilmaz Ege, et al.
Pubblicazione: (2025)

An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies
di: Alorda, Bartomeu, et al.
Pubblicazione: (2024)

Architecture, Simulation and Software Stack to Support Post-CMOS Accelerators: The ARCHYTAS Project
di: Agosta, Giovanni, et al.
Pubblicazione: (2025)

Algorithm-hardware co-design for Energy-Efficient A/D conversion in ReRAM-based accelerators
di: Zhang, Chenguang, et al.
Pubblicazione: (2024)

EDA-Aware RTL Generation with Large Language Models
di: Islam, Mubashir ul, et al.
Pubblicazione: (2024)

DarwinWafer: A Wafer-Scale Neuromorphic Chip
di: Zhu, Xiaolei, et al.
Pubblicazione: (2025)

Towards Generalized On-Chip Communication for Programmable Accelerators in Heterogeneous Architectures
di: Zuckerman, Joseph, et al.
Pubblicazione: (2024)