Copertina

SCALE-Sim v3: A modular cycle-accurate systolic accelerator simulator for end-to-end system analysis

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Raj, Ritik, Banerjee, Sarbartha, Chandra, Nikhil, Wan, Zishen, Tong, Jianming, Samajdar, Ananda, Krishna, Tushar
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Performance Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

SCALE-Sim TPU: Validating and Extending SCALE-Sim for TPUs
di: Dang, Jingtian, et al.
Pubblicazione: (2026)

NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI
di: Yang, Hanchen, et al.
Pubblicazione: (2025)

CogSys: Efficient and Scalable Neurosymbolic Cognition System via Algorithm-Hardware Co-Design
di: Wan, Zishen, et al.
Pubblicazione: (2025)

Axon: A novel systolic array architecture for improved run time and energy efficient GeMM and Conv operation with on-chip im2col
di: Nayan, Md Mizanur Rahaman, et al.
Pubblicazione: (2025)

CXLMemSim: A pure software simulated CXL.mem for performance characterization
di: Yang, Yiwei, et al.
Pubblicazione: (2023)

Simulation-Driven Evaluation of Chiplet-Based Architectures Using VisualSim
di: Ali, Wajid, et al.
Pubblicazione: (2025)

OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
di: Sarkar, Rishov, et al.
Pubblicazione: (2025)

LightningSimV2: Faster and Scalable Simulation for High-Level Synthesis via Graph Compilation and Optimization
di: Sarkar, Rishov, et al.
Pubblicazione: (2024)

MCMComm: Hardware-Software Co-Optimization for End-to-End Communication in Multi-Chip-Modules
di: Raj, Ritik, et al.
Pubblicazione: (2025)

ChatNeuroSim: An LLM Agent Framework for Automated Compute-in-Memory Accelerator Deployment and Optimization
di: Lee, Ming-Yen, et al.
Pubblicazione: (2026)

Towards Efficient Neuro-Symbolic AI: From Workload Characterization to Hardware Architecture
di: Wan, Zishen, et al.
Pubblicazione: (2024)

ACALSim: A Scalable Parallel Simulation Framework for High-Performance System Design Space Exploration
di: Lin, Wei-Fen, et al.
Pubblicazione: (2026)

OneDSE: A Unified Microprocessor Metric Prediction and Design Space Exploration Framework
di: Raj, Ritik, et al.
Pubblicazione: (2025)

Heterogeneous Memory Benchmarking Toolkit
di: Ghaemi, Golsana, et al.
Pubblicazione: (2025)

Enhancing Instruction Prefetching via Cache and TLB Management
di: Jamet, Alexandre Valentin, et al.
Pubblicazione: (2026)

ETM2: Empowering Traditional Memory Bandwidth Regulation using ETM
di: Zuepke, Alexander, et al.
Pubblicazione: (2026)

Towards CPU Performance Prediction: New Challenge Benchmark Dataset and Novel Approach
di: Liu, Xiaoman
Pubblicazione: (2024)

Adaptive Cache Pollution Control for Large Language Model Inference Workloads Using Temporal CNN-Based Prediction and Priority-Aware Replacement
di: Liu, Songze, et al.
Pubblicazione: (2025)

Recurrent CircuitSAT Sampling for Sequential Circuits
di: Ardakani, Arash, et al.
Pubblicazione: (2025)

Introducing the Arm-membench Throughput Benchmark
di: Burth, Cyrill, et al.
Pubblicazione: (2025)

Enhancing software-hardware co-design for HEP by low-overhead profiling of single- and multi-threaded programs on diverse architectures with Adaptyst
di: Graczyk, Maksymilian, et al.
Pubblicazione: (2025)

SPEC CPU2026: Characterization, Representativeness, and Cross-Suite Comparison
di: Li, Ruihao, et al.
Pubblicazione: (2026)

Single 32-bit Sub-Channel DDR5 DIMMs: Architecture, Performance Bounds, and Standardisation
di: Ke, Chih-Hua
Pubblicazione: (2026)

Regular-Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures
di: Anik, Shafayat Mowla, et al.
Pubblicazione: (2026)

Makinote: An FPGA-Based HW/SW Platform for Pre-Silicon Emulation of RISC-V Designs
di: Perdomo, Elias, et al.
Pubblicazione: (2024)

AI Load Dynamics--A Power Electronics Perspective
di: Li, Yuzhuo, et al.
Pubblicazione: (2025)

SAHM: State-Aware Heterogeneous Multicore for Single-Thread Performance
di: Wadle, Shayne, et al.
Pubblicazione: (2025)

ONNXim: A Fast, Cycle-level Multi-core NPU Simulator
di: Ham, Hyungkyu, et al.
Pubblicazione: (2024)

Range, Not Precision: Block-Floating-Point Half-Precision FFT and SAR Imaging on Apple Silicon
di: Bergach, Mohamed Amine
Pubblicazione: (2026)

CXL-Interference: Analysis and Characterization in Modern Computer Systems
di: Mao, Shunyu, et al.
Pubblicazione: (2024)

OPTIMA: Design-Space Exploration of Discharge-Based In-SRAM Computing: Quantifying Energy-Accuracy Trade-Offs
di: Seyedfaraji, Saeed, et al.
Pubblicazione: (2024)

Data-Driven Power Modeling and Monitoring via Hardware Performance Counter Tracking
di: Mazzola, Sergio, et al.
Pubblicazione: (2025)

An Analytical Cost Model for Fast Evaluation of Multiple Compute-Engine CNN Accelerators
di: Qararyah, Fareed, et al.
Pubblicazione: (2025)

Characterizing and Optimizing Realistic Workloads on a Commercial Compute-in-SRAM Device
di: Zhang, Niansong, et al.
Pubblicazione: (2025)

Accelerating Transistor-Level Simulation of Integrated Circuits via Equivalence of RC Long-Chain Structures
di: Tang, Ruibai, et al.
Pubblicazione: (2025)

The Bicameral Cache: a split cache for vector architectures
di: Rebolledo, Susana, et al.
Pubblicazione: (2024)

A Quantitative Analysis and Guidelines of Data Streaming Accelerator in Modern Intel Xeon Scalable Processors
di: Kuper, Reese, et al.
Pubblicazione: (2023)

A$^3$PIM: An Automated, Analytic and Accurate Processing-in-Memory Offloader
di: Jiang, Qingcai, et al.
Pubblicazione: (2024)

Gem5-AcceSys: Enabling System-Level Exploration of Standard Interconnects for Novel Accelerators
di: Liu, Qunyou, et al.
Pubblicazione: (2025)

GeneTEK: Low-power, high-performance and scalable FPGA architecture for exact unit-cost edit distance
di: Espinosa, Elena, et al.
Pubblicazione: (2025)