:: Library Catalog

Copertina

Salvato in:

Dettagli Bibliografici
Autori principali:	Xiang, Maoyang, Fernando, Ramesh, Wang, Bo
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture Machine Learning
Accesso online:	https://arxiv.org/abs/2504.17376
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Designing Efficient LLM Accelerators for Edge Devices
di: Haris, Jude, et al.
Pubblicazione: (2024)

Large Language Model Inference Acceleration: A Comprehensive Hardware Perspective
di: Li, Jinhao, et al.
Pubblicazione: (2024)

Huff-LLM: End-to-End Lossless Compression for Efficient LLM Inference
di: Yubeaton, Patrick, et al.
Pubblicazione: (2025)

FGMP: Fine-Grained Mixed-Precision Weight and Activation Quantization for Hardware-Accelerated LLM Inference
di: Hooper, Coleman, et al.
Pubblicazione: (2025)

AccLLM: Accelerating Long-Context LLM Inference Via Algorithm-Hardware Co-Design
di: Liang, Yanbiao, et al.
Pubblicazione: (2025)

MixPE: Quantization and Hardware Co-design for Efficient LLM Inference
di: Zhang, Yu, et al.
Pubblicazione: (2024)

Hardware-Efficient Softmax and Layer Normalization with Guaranteed Normalization for Edge Devices
di: Choi, Dawon, et al.
Pubblicazione: (2026)

TrainDeeploy: Hardware-Accelerated Parameter-Efficient Fine-Tuning of Small Transformer Models at the Extreme Edge
di: Wang, Run, et al.
Pubblicazione: (2026)

Hardware-Efficient Photonic Tensor Core: Accelerating Deep Neural Networks with Structured Compression
di: Ning, Shupeng, et al.
Pubblicazione: (2025)

ZipServ: Fast and Memory-Efficient LLM Inference with Hardware-Aware Lossless Compression
di: Fan, Ruibo, et al.
Pubblicazione: (2026)

SOLE: Hardware-Software Co-design of Softmax and LayerNorm for Efficient Transformer Inference
di: Wang, Wenxun, et al.
Pubblicazione: (2025)

Torch2Chip: An End-to-end Customizable Deep Neural Network Compression and Deployment Toolkit for Prototype Hardware Accelerator Design
di: Meng, Jian, et al.
Pubblicazione: (2024)

MAx-DNN: Multi-Level Arithmetic Approximation for Energy-Efficient DNN Hardware Accelerators
di: Leon, Vasileios, et al.
Pubblicazione: (2025)

From LLM to Silicon: RL-Driven ASIC Architecture Exploration for On-Device AI Inference
di: Ganti, Ravindra, et al.
Pubblicazione: (2026)

MaRVIn: A Cross-Layer Mixed-Precision RISC-V Framework for DNN Inference, from ISA Extension to Hardware Acceleration
di: Armeniakos, Giorgos, et al.
Pubblicazione: (2025)

Silicon Photonic 2.5D Interposer Networks for Overcoming Communication Bottlenecks in Scale-out Machine Learning Hardware Accelerators
di: Sunny, Febin, et al.
Pubblicazione: (2024)

PQA: Exploring the Potential of Product Quantization in DNN Hardware Acceleration
di: AbouElhamayed, Ahmed F., et al.
Pubblicazione: (2023)

HASS: Hardware-Aware Sparsity Search for Dataflow DNN Accelerator
di: Yu, Zhewen, et al.
Pubblicazione: (2024)

P3-LLM: An Integrated NPU-PIM Accelerator for Edge LLM Inference Using Hybrid Numerical Formats
di: Chen, Yuzong, et al.
Pubblicazione: (2025)

CHIME: Chiplet-based Heterogeneous Near-Memory Acceleration for Edge Multimodal LLM Inference
di: Chen, Yanru, et al.
Pubblicazione: (2025)

Accelerating PoT Quantization on Edge Devices
di: Saha, Rappy, et al.
Pubblicazione: (2024)

TeLLMe: An Energy-Efficient Ternary LLM Accelerator for Prefilling and Decoding on Edge FPGAs
di: Qiao, Ye, et al.
Pubblicazione: (2025)

Forecasting LLM Inference Performance via Hardware-Agnostic Analytical Modeling
di: Patwari, Rajeev, et al.
Pubblicazione: (2025)

EVA: Accelerating LLM Decoding via an Efficient Vector Quantization Architecture
di: Duan, Bowen, et al.
Pubblicazione: (2026)

When Forgetting Builds Reliability: LLM Unlearning for Reliable Hardware Code Generation
di: Liang, Yiwen, et al.
Pubblicazione: (2025)

LLM4DV: Using Large Language Models for Hardware Test Stimuli Generation
di: Zhang, Zixi, et al.
Pubblicazione: (2023)

Low Power Vision Transformer Accelerator with Hardware-Aware Pruning and Optimized Dataflow
di: Hsiung, Ching-Lin, et al.
Pubblicazione: (2025)

Exploring Quantization and Mapping Synergy in Hardware-Aware Deep Neural Network Accelerators
di: Klhufek, Jan, et al.
Pubblicazione: (2024)

FASQ: Flexible Accelerated Subspace Quantization for Calibration-Free LLM Compression
di: Qiao, Ye, et al.
Pubblicazione: (2026)

PolyThrottle: Energy-efficient Neural Network Inference on Edge Devices
di: Yan, Minghao, et al.
Pubblicazione: (2023)

SigmaQuant: Hardware-Aware Heterogeneous Quantization Method for Edge DNN Inference
di: Liu, Qunyou, et al.
Pubblicazione: (2026)

LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges
di: Knechtel, Johann, et al.
Pubblicazione: (2026)

TeLLMe v2: An Efficient End-to-End Ternary LLM Prefill and Decode Accelerator with Table-Lookup Matmul on Edge FPGAs
di: Qiao, Ye, et al.
Pubblicazione: (2025)

Rescaling-Aware Training for Efficient Deployment of Deep Learning Models on Full-Integer Hardware
di: Mueller, Lion, et al.
Pubblicazione: (2025)

PolyLUT: Ultra-low Latency Polynomial Inference with Hardware-Aware Structured Pruning
di: Andronic, Marta, et al.
Pubblicazione: (2025)

AI Accelerators for Large Language Model Inference: Architecture Analysis and Scaling Strategies
di: Sharma, Amit
Pubblicazione: (2025)

TreeLUT: An Efficient Alternative to Deep Neural Networks for Inference Acceleration Using Gradient Boosted Decision Trees
di: Khataei, Alireza, et al.
Pubblicazione: (2025)

Challenges and Research Directions for Large Language Model Inference Hardware
di: Ma, Xiaoyu, et al.
Pubblicazione: (2026)

From English to ASIC: Hardware Implementation with Large Language Model
di: Goh, Emil, et al.
Pubblicazione: (2024)

SHIELD: A Segmented Hierarchical Memory Architecture for Energy-Efficient LLM Inference on Edge NPUs
di: Zhang, Jintao, et al.
Pubblicazione: (2026)