CMOS-compatible processing and room-temperature characterization on wafer-level for scalable quantum computing

Fuente: arXiv
Saved in:
Bibliographic Details
Main Authors: Lang, S. J. K., Mayer, T., Weber, J., Dhieb, C., Eisele, I., Lerch, W., Luo, Z., Guizan, C. Moran, Music, E., Sturm-Rogon, L., Zahn, D., Pereira, R. N., Kutter, C.
Format: Preprint
Published: 2025
Subjects:
Online Access:
Tags: Add Tag
No Tags, Be the first to tag this record!
_version_ 1866912674639511552
author Lang, S. J. K.
Mayer, T.
Weber, J.
Dhieb, C.
Eisele, I.
Lerch, W.
Luo, Z.
Guizan, C. Moran
Music, E.
Sturm-Rogon, L.
Zahn, D.
Pereira, R. N.
Kutter, C.
author_facet Lang, S. J. K.
Mayer, T.
Weber, J.
Dhieb, C.
Eisele, I.
Lerch, W.
Luo, Z.
Guizan, C. Moran
Music, E.
Sturm-Rogon, L.
Zahn, D.
Pereira, R. N.
Kutter, C.
contents We report on an industry-grade CMOS-compatible qubit fabrication approach using a CMOS pilot line, enabling a yield of functional devices reaching 92.8 %, with a resistance spread evaluated across the full wafer 200 mm diameter of 12.4 % and relaxation times (T1) approaching 80 us. Furthermore, we conducted a comprehensive analysis of wafer-scale room temperature (RT) characteristics collected from multiple wafers and fabrication runs, focusing on RT measurements and their correlation to low temperature qubit parameters. From defined test structures, an across-wafer Josephson junction (JJ) area variation of 10.1 % and oxide barrier variation of 7.2 % was calculated. Additionally, from the room-temperature JJ characterization the qubit frequency can be derived on wafer-level applying the Ambegaokar-Baratoff model before low temperature measurements. This sets the stage for pre-cooldown wafer-level JJ evaluation and sorting. In particular, such early-on device characterization and validation are crucial for increasing the fabrication yield and qubit frequency targeting, which currently represent major scaling challenges. Furthermore, it enables the fabrication of large multichip quantum systems in the future. Our analysis highlight the great potential of CMOS-compatible industry-style fabrication of superconducting qubits for scalable quantum computing in a foundry pilot line cleanroom.
format Preprint
id arxiv_https___arxiv_org_abs_2504_18173
institution arXiv
publishDate 2025
record_format arxiv
spellingShingle CMOS-compatible processing and room-temperature characterization on wafer-level for scalable quantum computing
Lang, S. J. K.
Mayer, T.
Weber, J.
Dhieb, C.
Eisele, I.
Lerch, W.
Luo, Z.
Guizan, C. Moran
Music, E.
Sturm-Rogon, L.
Zahn, D.
Pereira, R. N.
Kutter, C.
Quantum Physics
We report on an industry-grade CMOS-compatible qubit fabrication approach using a CMOS pilot line, enabling a yield of functional devices reaching 92.8 %, with a resistance spread evaluated across the full wafer 200 mm diameter of 12.4 % and relaxation times (T1) approaching 80 us. Furthermore, we conducted a comprehensive analysis of wafer-scale room temperature (RT) characteristics collected from multiple wafers and fabrication runs, focusing on RT measurements and their correlation to low temperature qubit parameters. From defined test structures, an across-wafer Josephson junction (JJ) area variation of 10.1 % and oxide barrier variation of 7.2 % was calculated. Additionally, from the room-temperature JJ characterization the qubit frequency can be derived on wafer-level applying the Ambegaokar-Baratoff model before low temperature measurements. This sets the stage for pre-cooldown wafer-level JJ evaluation and sorting. In particular, such early-on device characterization and validation are crucial for increasing the fabrication yield and qubit frequency targeting, which currently represent major scaling challenges. Furthermore, it enables the fabrication of large multichip quantum systems in the future. Our analysis highlight the great potential of CMOS-compatible industry-style fabrication of superconducting qubits for scalable quantum computing in a foundry pilot line cleanroom.
title CMOS-compatible processing and room-temperature characterization on wafer-level for scalable quantum computing
topic Quantum Physics
url https://arxiv.org/abs/2504.18173