VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correction

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Wang, Ning, Yao, Bingkun, Zhou, Jie, Hu, Yuchen, Wang, Xi, Guan, Nan, Jiang, Zhe
Format:	Preprint
Published:	2025
Subjects:	Software Engineering Artificial Intelligence Hardware Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Internet

https://arxiv.org/abs/2504.19099