Copertina

VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correction

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Wang, Ning, Yao, Bingkun, Zhou, Jie, Hu, Yuchen, Wang, Xi, Guan, Nan, Jiang, Zhe
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Software Engineering Artificial Intelligence Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

MEIC: Re-thinking RTL Debug Automation using LLMs
di: Xu, Ke, et al.
Pubblicazione: (2024)

Insights from Verification: Training a Verilog Generation LLM with Reinforcement Learning with Testbench Feedback
di: Wang, Ning, et al.
Pubblicazione: (2025)

Large Language Model for Verilog Generation with Code-Structure-Guided Reinforcement Learning
di: Wang, Ning, et al.
Pubblicazione: (2024)

Location is Key: Leveraging Large Language Model for Functional Bug Localization in Verilog
di: Yao, Bingkun, et al.
Pubblicazione: (2024)

UVMarvel: an Automated LLM-aided UVM Machine for Subsystem-level RTL Verification
di: Ye, Junhao, et al.
Pubblicazione: (2026)

VerilogMonkey: Exploring Parallel Scaling for Automated Verilog Code Generation with LLMs
di: Niu, Juxin, et al.
Pubblicazione: (2025)

AutoVeriFix: Automatically Correcting Errors and Enhancing Functional Correctness in LLM-Generated Verilog Code
di: Tan, Yan, et al.
Pubblicazione: (2025)

Insights from Rights and Wrongs: A Large Language Model for Solving Assertion Failures in RTL Design
di: Zhou, Jie, et al.
Pubblicazione: (2025)

VerilogCL: A Contrastive Learning Framework for Robust LLM-Based Verilog Generation
di: Tan, Yan, et al.
Pubblicazione: (2026)

Veri-Sure: A Contract-Aware Multi-Agent Framework with Temporal Tracing and Formal Verification for Correct RTL Code Generation
di: Liu, Jiale, et al.
Pubblicazione: (2026)

SiliconMind-V1: Multi-Agent Distillation and Debug-Reasoning Workflows for Verilog Code Generation
di: Chen, Mu-Chi, et al.
Pubblicazione: (2026)

The Cream Rises to the Top: Efficient Reranking Method for Verilog Code Generation
di: Yang, Guang, et al.
Pubblicazione: (2025)

VFocus: Better Verilog Generation from Large Language Model via Focused Reasoning
di: Zhao, Zhuorui, et al.
Pubblicazione: (2025)

MAHL: Multi-Agent LLM-Guided Hierarchical Chiplet Design with Adaptive Debugging
di: Tang, Jinwei, et al.
Pubblicazione: (2025)

VeriCWEty: Embedding enabled Line-Level CWE Detection in Verilog
di: Roy, Prithwish Basu, et al.
Pubblicazione: (2026)

ISAAC: Intelligent, Scalable, Agile, and Accelerated CPU Verification via LLM-aided FPGA Parallelism
di: Sun, Jialin, et al.
Pubblicazione: (2025)

LLM-VeriPPA: Power, Performance, and Area Optimization aware Verilog Code Generation with Large Language Models
di: Thorat, Kiran, et al.
Pubblicazione: (2025)

VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contamination
di: Wang, Zeng, et al.
Pubblicazione: (2025)

Inexactness and Correction of Floating-Point Reciprocal, Division and Square Root
di: Dutton, Lucas M., et al.
Pubblicazione: (2024)

VeriCoder: Enhancing LLM-Based RTL Code Generation through Functional Correctness Validation
di: Wei, Anjiang, et al.
Pubblicazione: (2025)

FVDebug: An LLM-Driven Debugging Assistant for Automated Root Cause Analysis of Formal Verification Failures
di: Bai, Yunsheng, et al.
Pubblicazione: (2025)

LLM4SecHW: Leveraging Domain Specific Large Language Model for Hardware Debugging
di: Fu, Weimin, et al.
Pubblicazione: (2024)

EquivFusion: Unifying Hardware Equivalence Checking from Algorithms to Netlists via MLIR
di: Zhu, Jiaying, et al.
Pubblicazione: (2026)

From Concept to Practice: an Automated LLM-aided UVM Machine for RTL Verification
di: Ye, Junhao, et al.
Pubblicazione: (2025)

UVLLM: An Automated Universal RTL Verification Framework using LLMs
di: Hu, Yuchen, et al.
Pubblicazione: (2024)

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection
di: Niu, Juxin, et al.
Pubblicazione: (2025)

FLAG: Formal and LLM-assisted SVA Generation for Formal Specifications of On-Chip Communication Protocols
di: Shih, Yu-An, et al.
Pubblicazione: (2025)

LeGend: A Data-Driven Framework for Lemma Generation in Hardware Model Checking
di: Miao, Mingkai, et al.
Pubblicazione: (2026)

LintLLM: An Open-Source Verilog Linting Framework Based on Large Language Models
di: Fang, Zhigang, et al.
Pubblicazione: (2025)

A Novel HDL Code Generator for Effectively Testing FPGA Logic Synthesis Compilers
di: Xu, Zhihao, et al.
Pubblicazione: (2024)

AutoINV: Automated Invariant Generation Framework for Formal Verification on High-Level Synthesis Designs
di: Zhou, Xiaofeng, et al.
Pubblicazione: (2026)

CoopetitiveV: Leveraging LLM-powered Coopetitive Multi-Agent Prompting for High-quality Verilog Generation
di: Mi, Zhendong, et al.
Pubblicazione: (2024)

ChiseLLM: Unleashing the Power of Reasoning LLMs for Chisel Agile Hardware Development
di: Wang, Bowei, et al.
Pubblicazione: (2025)

VeriInteresting: An Empirical Study of Model Prompt Interactions in Verilog Code Generation
di: Collini, Luca, et al.
Pubblicazione: (2026)

Structural Mutation Based Differential Testing for FPGA Logic Synthesis Compilers
di: Xu, Zhihao, et al.
Pubblicazione: (2025)

Using LLM such as ChatGPT for Designing and Implementing a RISC Processor: Execution,Challenges and Limitations
di: Hossain, Shadeeb, et al.
Pubblicazione: (2024)

IncreRTL: Traceability-Guided Incremental RTL Generation under Requirement Evolution
di: Chen, Luanrong, et al.
Pubblicazione: (2026)

ViTAD: Timing Violation-Aware Debugging of RTL Code using Large Language Models
di: Lv, Wenhao, et al.
Pubblicazione: (2025)

VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Coding
di: Wang, Zeng, et al.
Pubblicazione: (2025)

EvoVerilog: Large Langugage Model Assisted Evolution of Verilog Code
di: Guo, Ping, et al.
Pubblicazione: (2025)