ChipletQuake: On-die Digital Impedance Sensing for Chiplet and Interposer Verification

Fuente: arXiv
Enregistré dans:
Détails bibliographiques
Auteurs principaux: Monfared, Saleh Khalaj, Safa, Maryam Saadat, Tajik, Shahin
Format: Preprint
Publié: 2025
Sujets:
Accès en ligne:
Tags: Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
_version_ 1866908340122025984
author Monfared, Saleh Khalaj
Safa, Maryam Saadat
Tajik, Shahin
author_facet Monfared, Saleh Khalaj
Safa, Maryam Saadat
Tajik, Shahin
contents The increasing complexity and cost of manufacturing monolithic chips have driven the semiconductor industry toward chiplet-based designs, where smaller and modular chiplets are integrated onto a single interposer. While chiplet architectures offer significant advantages, such as improved yields, design flexibility, and cost efficiency, they introduce new security challenges in the horizontal hardware manufacturing supply chain. These challenges include risks of hardware Trojans, cross-die side-channel and fault injection attacks, probing of chiplet interfaces, and intellectual property theft. To address these concerns, this paper presents \textit{ChipletQuake}, a novel on-chiplet framework for verifying the physical security and integrity of adjacent chiplets during the post-silicon stage. By sensing the impedance of the power delivery network (PDN) of the system, \textit{ChipletQuake} detects tamper events in the interposer and neighboring chiplets without requiring any direct signal interface or additional hardware components. Fully compatible with the digital resources of FPGA-based chiplets, this framework demonstrates the ability to identify the insertion of passive and subtle malicious circuits, providing an effective solution to enhance the security of chiplet-based systems. To validate our claims, we showcase how our framework detects Hardware Trojan and interposer tampering.
format Preprint
id arxiv_https___arxiv_org_abs_2504_19418
institution arXiv
publishDate 2025
record_format arxiv
spellingShingle ChipletQuake: On-die Digital Impedance Sensing for Chiplet and Interposer Verification
Monfared, Saleh Khalaj
Safa, Maryam Saadat
Tajik, Shahin
Cryptography and Security
Hardware Architecture
The increasing complexity and cost of manufacturing monolithic chips have driven the semiconductor industry toward chiplet-based designs, where smaller and modular chiplets are integrated onto a single interposer. While chiplet architectures offer significant advantages, such as improved yields, design flexibility, and cost efficiency, they introduce new security challenges in the horizontal hardware manufacturing supply chain. These challenges include risks of hardware Trojans, cross-die side-channel and fault injection attacks, probing of chiplet interfaces, and intellectual property theft. To address these concerns, this paper presents \textit{ChipletQuake}, a novel on-chiplet framework for verifying the physical security and integrity of adjacent chiplets during the post-silicon stage. By sensing the impedance of the power delivery network (PDN) of the system, \textit{ChipletQuake} detects tamper events in the interposer and neighboring chiplets without requiring any direct signal interface or additional hardware components. Fully compatible with the digital resources of FPGA-based chiplets, this framework demonstrates the ability to identify the insertion of passive and subtle malicious circuits, providing an effective solution to enhance the security of chiplet-based systems. To validate our claims, we showcase how our framework detects Hardware Trojan and interposer tampering.
title ChipletQuake: On-die Digital Impedance Sensing for Chiplet and Interposer Verification
topic Cryptography and Security
Hardware Architecture
url https://arxiv.org/abs/2504.19418