Dynamic Tsetlin Machine Accelerators for On-Chip Training at the Edge using FPGAs

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Mao, Gang, Rahman, Tousif, Maheshwari, Sidharth, Pattison, Bob, Shao, Zhuang, Shafik, Rishad, Yakovlev, Alex
Format:	Preprint
Published:	2025
Subjects:	Hardware Architecture Machine Learning
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Internet

https://arxiv.org/abs/2504.19797