Copertina

3D MPSoC with On-Chip Cache Support -- Design and Exploitation

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Cataldo, Rodrigo, Marcon, Cesar, Matos, Debora
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Evaluating the effects of reducing voltage margins for energy-efficient operation of MPSoCs
di: Nascimento, Diego V. Cirilo do, et al.
Pubblicazione: (2022)

Optimizing Offload Performance in Heterogeneous MPSoCs
di: Colagrande, Luca, et al.
Pubblicazione: (2024)

Latency optimized Deep Neural Networks (DNNs): An Artificial Intelligence approach at the Edge using Multiprocessor System on Chip (MPSoC)
di: Omidsajedi, Seyed Nima, et al.
Pubblicazione: (2024)

HeatSense: Intelligent Thermal Anomaly Detection for Securing NoC-Enabled MPSoCs
di: Hasanzadeh, Mahdi, et al.
Pubblicazione: (2025)

MPAI: A Co-Processing Architecture with MPSoC & AI Accelerators for Vision Applications in Space
di: Leon, Vasileios, et al.
Pubblicazione: (2024)

Neural Network Acceleration on MPSoC board: Integrating SLAC's SNL, Rogue Software and Auto-SNL
di: Rahali, Hamza Ezzaoui, et al.
Pubblicazione: (2025)

An End-to-End DNN Inference Framework for the SpiNNaker2 Neuromorphic MPSoC
di: Jobst, Matthias, et al.
Pubblicazione: (2025)

Taming Offload Overheads in a Massively Parallel Open-Source RISC-V MPSoC: Analysis and Optimization
di: Colagrande, Luca, et al.
Pubblicazione: (2025)

Real-Time Spacecraft Pose Estimation Using Mixed-Precision Quantized Neural Network on COTS Reconfigurable MPSoC
di: Posso, Julien, et al.
Pubblicazione: (2024)

In-place Switch: Reprogramming based SLC Cache Design for Hybrid 3D SSDs
di: Yang, Xufeng, et al.
Pubblicazione: (2024)

Learning Cache Coherence Traffic for NoC Routing Design
di: Xiong, Guochu, et al.
Pubblicazione: (2025)

Commercial Evaluation of Zero-Skipping MAC Design for Bit Sparsity Exploitation in DL Inference
di: Nair, Harideep, et al.
Pubblicazione: (2024)

FEATHER: A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching
di: Tong, Jianming, et al.
Pubblicazione: (2024)

CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design
di: Fang, Wenji, et al.
Pubblicazione: (2025)

Improving Chip Design Enablement for Universities in Europe -- A Position Paper
di: Krupp, Lukas, et al.
Pubblicazione: (2025)

Theseus: Exploring Efficient Wafer-Scale Chip Design for Large Language Models
di: Zhu, Jingchen, et al.
Pubblicazione: (2024)

SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design
di: Alvanaki, Elisavet Lydia, et al.
Pubblicazione: (2025)

From RTL to Prompt Coding: Empowering the Next Generation of Chip Designers through LLMs
di: Krupp, Lukas, et al.
Pubblicazione: (2026)

ChipLight: Cross-Layer Optimization of Chiplet Design with Optical Interconnects for LLM Training
di: Bai, Kangbo, et al.
Pubblicazione: (2026)

Rhea: a Framework for Fast Design and Validation of RTL Cache-Coherent Memory Subsystems
di: Zoni, Davide, et al.
Pubblicazione: (2025)

MERE: Hardware-Software Co-Design for Masking Cache Miss Latency in Embedded Processors
di: You, Dean, et al.
Pubblicazione: (2025)

ADE-HGNN: Accelerating HGNNs through Attention Disparity Exploitation
di: Han, Dengke, et al.
Pubblicazione: (2024)

Systematic Evaluation of Randomized Cache Designs against Cache Occupancy
di: Chakraborty, Anirban, et al.
Pubblicazione: (2023)

HiHGNN: Accelerating HGNNs through Parallelism and Data Reusability Exploitation
di: Xue, Runzhen, et al.
Pubblicazione: (2023)

FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design
di: Nazzal, Mahmoud, et al.
Pubblicazione: (2025)

Large Processor Chip Model
di: Chang, Kaiyan, et al.
Pubblicazione: (2025)

Splatonic: Architecture Support for 3D Gaussian Splatting SLAM via Sparse Processing
di: Huang, Xiaotong, et al.
Pubblicazione: (2025)

WIP: Turning Fake Chips into Learning Opportunities
di: Mehraban, Haniye, et al.
Pubblicazione: (2025)

ChipAlign: Instruction Alignment in Large Language Models for Chip Design via Geodesic Interpolation
di: Deng, Chenhui, et al.
Pubblicazione: (2024)

Exploring DRAM Cache Prefetching for Pooled Memory
di: Tirumalasetty, Chandrahas, et al.
Pubblicazione: (2024)

Potential and Limitation of High-Frequency Cores and Caches
di: Pai, Kunal, et al.
Pubblicazione: (2024)

TDRAM: Tag-enhanced DRAM for Efficient Caching
di: Babaie, Maryam, et al.
Pubblicazione: (2024)

LinkBo: An Adaptive Single-Wire, Low-Latency, and Fault-Tolerant Communications Interface for Variable-Distance Chip-to-Chip Systems
di: Ye, Bochen, et al.
Pubblicazione: (2025)

FireFly-T: High-Throughput Sparsity Exploitation for Spiking Transformer Acceleration with Dual-Engine Overlay Architecture
di: Li, Tenglong, et al.
Pubblicazione: (2025)

ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
di: Yu, Zhongkai, et al.
Pubblicazione: (2026)

Resilient and Secure Programmable System-on-Chip Accelerator Offload
di: Gouveia, Inês Pinto, et al.
Pubblicazione: (2024)

Fletch: File-System Metadata Caching in Programmable Switches
di: Liu, Qingxiu, et al.
Pubblicazione: (2025)

Improving the Representativeness of Simulation Intervals for the Cache Memory System
di: Bueno, Nicolas, et al.
Pubblicazione: (2024)

A Vertically Integrated Framework for Templatized Chip Design
di: Kim, Jeongeun, et al.
Pubblicazione: (2025)

Algorithm-Driven On-Chip Integration for High Density and Low Cost
di: Kim, Jeongeun, et al.
Pubblicazione: (2025)