CVA6S+: A Superscalar RISC-V Core with High-Throughput Memory Architecture

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Tedeschi, Riccardo, Ottavi, Gianmarco, Allart, Côme, Wistoff, Nils, Fu, Zexin, Grillotti, Filippo, De Ambroggi, Fabio, Guidetti, Elio, Rigaud, Jean-Baptiste, Potin, Olivier, Coulon, Jean Roch, Fuguet, César, Benini, Luca, Rossi, Davide
Format:	Preprint
Published:	2025
Subjects:	Hardware Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Internet

https://arxiv.org/abs/2505.03762