3D-Integrated Superconducting qubits: CMOS-Compatible, Wafer-Scale Processing for Flip-Chip Architectures

Fuente: arXiv
Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Mayer, T., Bender, H., Lang, S. J. K., Luo, Z., Weber, J., Guizan, C. Moran, Dhieb, C., Zahn, D., Schwarzenbach, L., Hell, W., Andronic, M., Drost, A., Neumeier, K., Lerch, W., Nebrich, L., Hagelauer, A., Eisele, I., Pereira, R. N., Kutter, C.
Format: Preprint
Veröffentlicht: 2025
Schlagworte:
Online-Zugang:
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
_version_ 1866918031424225280
author Mayer, T.
Bender, H.
Lang, S. J. K.
Luo, Z.
Weber, J.
Guizan, C. Moran
Dhieb, C.
Zahn, D.
Schwarzenbach, L.
Hell, W.
Andronic, M.
Drost, A.
Neumeier, K.
Lerch, W.
Nebrich, L.
Hagelauer, A.
Eisele, I.
Pereira, R. N.
Kutter, C.
author_facet Mayer, T.
Bender, H.
Lang, S. J. K.
Luo, Z.
Weber, J.
Guizan, C. Moran
Dhieb, C.
Zahn, D.
Schwarzenbach, L.
Hell, W.
Andronic, M.
Drost, A.
Neumeier, K.
Lerch, W.
Nebrich, L.
Hagelauer, A.
Eisele, I.
Pereira, R. N.
Kutter, C.
contents In this article, we present a technology development of a superconducting qubit device 3D-integrated by flip-chip-bonding and processed following CMOS fabrication standards and contamination rules on 200 mm wafers. We present the utilized proof-of-concept chip designs for qubit- and carrier chip, as well as the respective front-end and back-end fabrication techniques. In characterization of the newly developed microbump technology based on metallized KOH-etched Si-islands, we observe a superconducting transition of the used metal stacks and radio frequency (RF) signal transfer through the bump connection with negligible attenuation. In time-domain spectroscopy of the qubits we find high yield qubit excitation with energy relaxation times of up to 15 us.
format Preprint
id arxiv_https___arxiv_org_abs_2505_04337
institution arXiv
publishDate 2025
record_format arxiv
spellingShingle 3D-Integrated Superconducting qubits: CMOS-Compatible, Wafer-Scale Processing for Flip-Chip Architectures
Mayer, T.
Bender, H.
Lang, S. J. K.
Luo, Z.
Weber, J.
Guizan, C. Moran
Dhieb, C.
Zahn, D.
Schwarzenbach, L.
Hell, W.
Andronic, M.
Drost, A.
Neumeier, K.
Lerch, W.
Nebrich, L.
Hagelauer, A.
Eisele, I.
Pereira, R. N.
Kutter, C.
Quantum Physics
In this article, we present a technology development of a superconducting qubit device 3D-integrated by flip-chip-bonding and processed following CMOS fabrication standards and contamination rules on 200 mm wafers. We present the utilized proof-of-concept chip designs for qubit- and carrier chip, as well as the respective front-end and back-end fabrication techniques. In characterization of the newly developed microbump technology based on metallized KOH-etched Si-islands, we observe a superconducting transition of the used metal stacks and radio frequency (RF) signal transfer through the bump connection with negligible attenuation. In time-domain spectroscopy of the qubits we find high yield qubit excitation with energy relaxation times of up to 15 us.
title 3D-Integrated Superconducting qubits: CMOS-Compatible, Wafer-Scale Processing for Flip-Chip Architectures
topic Quantum Physics
url https://arxiv.org/abs/2505.04337