Copertina

Free and Fair Hardware: A Pathway to Copyright Infringement-Free Verilog Generation using LLMs

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Bush, Sam, DeLorenzo, Matthew, Tieu, Phat, Rajendran, Jeyavijayan
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Artificial Intelligence
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

LLMPirate: LLMs for Black-box Hardware IP Piracy
di: Gohil, Vasudev, et al.
Pubblicazione: (2024)

CreativEval: Evaluating Creativity of LLM-Based Hardware Code Generation
di: DeLorenzo, Matthew, et al.
Pubblicazione: (2024)

Abstractions-of-Thought: Intermediate Representations for LLM Reasoning in Hardware Design
di: DeLorenzo, Matthew, et al.
Pubblicazione: (2025)

Make Every Move Count: LLM-based High-Quality RTL Code Generation Using MCTS
di: DeLorenzo, Matthew, et al.
Pubblicazione: (2024)

GUIDE: GenAI Units In Digital Design Education
di: Xiao, Weihua, et al.
Pubblicazione: (2026)

CopyrightShield: Enhancing Diffusion Model Security against Copyright Infringement Attacks
di: Guo, Zhixiang, et al.
Pubblicazione: (2024)

Rethinking Artistic Copyright Infringements in the Era of Text-to-Image Generative Models
di: Moayeri, Mazda, et al.
Pubblicazione: (2024)

ME: Trigger Element Combination Backdoor Attack on Copyright Infringement
di: Yang, Feiyu, et al.
Pubblicazione: (2025)

VerilogReader: LLM-Aided Hardware Test Generation
di: Ma, Ruiyang, et al.
Pubblicazione: (2024)

Solving Copyright Infringement on Short Video Platforms: Novel Datasets and an Audio Restoration Deep Learning Pipeline
di: Oh, Minwoo, et al.
Pubblicazione: (2025)

CopyJudge: Automated Copyright Infringement Identification and Mitigation in Text-to-Image Diffusion Models
di: Liu, Shunchang, et al.
Pubblicazione: (2025)

Fair4Free: Generating High-fidelity Fair Synthetic Samples using Data Free Distillation
di: Sikder, Md Fahim, et al.
Pubblicazione: (2024)

AutoVCoder: A Systematic Framework for Automated Verilog Code Generation using LLMs
di: Gao, Mingzhe, et al.
Pubblicazione: (2024)

DFA-CON: A Contrastive Learning Approach for Detecting Copyright Infringement in DeepFake Art
di: Wahab, Haroon, et al.
Pubblicazione: (2025)

Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation
di: Pinckney, Nathaniel, et al.
Pubblicazione: (2024)

Can Large Vision-Language Models Detect Images Copyright Infringement from GenAI?
di: Xu, Qipan, et al.
Pubblicazione: (2025)

Project Alexandria: Towards Freeing Scientific Knowledge from Copyright Burdens via LLMs
di: Schuhmann, Christoph, et al.
Pubblicazione: (2025)

VerilogLAVD: LLM-Aided Rule Generation for Vulnerability Detection in Verilog
di: Long, Xiang, et al.
Pubblicazione: (2025)

Intelligent Switching for Reset-Free RL
di: Patil, Darshan, et al.
Pubblicazione: (2024)

Position: No Retroactive Cure for Infringement during Training
di: Utsunomiya, Satoru, et al.
Pubblicazione: (2026)

RTLMarker: Protecting LLM-Generated RTL Copyright via a Hardware Watermarking Framework
di: Wang, Kun, et al.
Pubblicazione: (2025)

MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generation
di: Zhang, Yongan, et al.
Pubblicazione: (2024)

Training-Free Adaptation of New-Generation LLMs using Legacy Clinical Models
di: Ronaghi, Sasha, et al.
Pubblicazione: (2026)

VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code
di: Hemadri, Raghu Vamshi, et al.
Pubblicazione: (2025)

Interpreting Emergent Planning in Model-Free Reinforcement Learning
di: Bush, Thomas, et al.
Pubblicazione: (2025)

(Security) Assertions by Large Language Models
di: Kande, Rahul, et al.
Pubblicazione: (2023)

Intelligent System for Automated Molecular Patent Infringement Assessment
di: Shi, Yaorui, et al.
Pubblicazione: (2024)

EvoVerilog: Large Langugage Model Assisted Evolution of Verilog Code
di: Guo, Ping, et al.
Pubblicazione: (2025)

SpecAlign: A Semantic Alignment Framework for SystemVerilog Assertion Generation
di: Imperial, Jaime Rafael, et al.
Pubblicazione: (2026)

BetterV: Controlled Verilog Generation with Discriminative Guidance
di: Pei, Zehua, et al.
Pubblicazione: (2024)

Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting
di: Shahidzadeh, Mohammad, et al.
Pubblicazione: (2024)

Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback
di: Blocklove, Jason, et al.
Pubblicazione: (2024)

BandRouteNet: An Adaptive Band Routing Neural Network for EEG Artifact Removal
di: Lam, Phat
Pubblicazione: (2026)

Investigating More Explainable and Partition-Free Compositionality Estimation for LLMs: A Rule-Generation Perspective
di: Xu, Ziyao, et al.
Pubblicazione: (2026)

SANGAM: SystemVerilog Assertion Generation via Monte Carlo Tree Self-Refine
di: Gupta, Adarsh, et al.
Pubblicazione: (2025)

DebiasRAG: A Tuning-Free Path to Fair Generation in Large Language Models through Retrieval-Augmented Generation
di: Chu, Rui, et al.
Pubblicazione: (2026)

Leveraging Metamemory Mechanisms for Enhanced Data-Free Code Generation in LLMs
di: Wang, Shuai, et al.
Pubblicazione: (2025)

Nine Ways to Break Copyright Law and Why Our LLM Won't: A Fair Use Aligned Generation Framework
di: Sharma, Aakash Sen, et al.
Pubblicazione: (2025)

NGM: A Plug-and-Play Training-Free Memory Module for LLMs
di: Qu, Yuwen, et al.
Pubblicazione: (2026)

Fair Generation without Unfair Distortions: Debiasing Text-to-Image Generation with Entanglement-Free Attention
di: Park, Jeonghoon, et al.
Pubblicazione: (2025)