Extend IVerilog to Support Batch RTL Fault Simulation
Fuente:
arXiv
Salvato in:
| Autori principali: | , , , , , |
|---|---|
| Natura: | Preprint |
| Pubblicazione: |
2025
|
| Soggetti: | |
| Accesso online: | |
| Tags: |
Aggiungi Tag
Nessun Tag, puoi essere il primo ad aggiungerne!!
|
| _version_ | 1866908359537459200 |
|---|---|
| author | Tang, Jiaping Mu, Jianan Liu, Zizhen Chao, Zhiteng Ye, Jing Li, Huawei |
| author_facet | Tang, Jiaping Mu, Jianan Liu, Zizhen Chao, Zhiteng Ye, Jing Li, Huawei |
| contents | The advancement of functional safety has made RTL-level fault simulation increasingly important to achieve iterative efficiency in the early stages of design and to ensure compliance with functional safety standards. In this paper, we extend IVerilog to support batch RTL fault simulation and integrate the event-driven algorithm and the concurrent fault simulation algorithm. Comparative experiments with a state-of-the-art commercial simulator and an open-source RTL fault simulator demonstrate that our simulator achieves a performance improvement of 2.2$\times$ and 3.4$\times$, respectively. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2505_06687 |
| institution | arXiv |
| publishDate | 2025 |
| record_format | arxiv |
| spellingShingle | Extend IVerilog to Support Batch RTL Fault Simulation Tang, Jiaping Mu, Jianan Liu, Zizhen Chao, Zhiteng Ye, Jing Li, Huawei Hardware Architecture The advancement of functional safety has made RTL-level fault simulation increasingly important to achieve iterative efficiency in the early stages of design and to ensure compliance with functional safety standards. In this paper, we extend IVerilog to support batch RTL fault simulation and integrate the event-driven algorithm and the concurrent fault simulation algorithm. Comparative experiments with a state-of-the-art commercial simulator and an open-source RTL fault simulator demonstrate that our simulator achieves a performance improvement of 2.2$\times$ and 3.4$\times$, respectively. |
| title | Extend IVerilog to Support Batch RTL Fault Simulation |
| topic | Hardware Architecture |
| url | https://arxiv.org/abs/2505.06687 |