GDNTT: an Area-Efficient Parallel NTT Accelerator Using Glitch-Driven Near-Memory Computing and Reconfigurable 10T SRAM

Documenti analoghi

• Energy-Efficient NTT Sampler for Kyber Benchmarked on FPGA
  di: Baidya, Paresh, et al.
  Pubblicazione: (2025)
• PaReNTT: Low-Latency Parallel Residue Number System and NTT-Based Long Polynomial Modular Multiplication for Homomorphic Encryption
  di: Tan, Weihang, et al.
  Pubblicazione: (2023)
• Trojan-Resilient NTT: Protecting Against Control Flow and Timing Faults on Reconfigurable Platforms
  di: Paul, Rourab, et al.
  Pubblicazione: (2026)
• HF-NTT: Hazard-Free Dataflow Accelerator for Number Theoretic Transform
  di: Meng, Xiangchen, et al.
  Pubblicazione: (2024)
• Lightweight Fault Detection Architecture for NTT on FPGA
  di: Paul, Rourab, et al.
  Pubblicazione: (2025)