Image de couverture de livre

e-GPU: An Open-Source and Configurable RISC-V Graphic Processing Unit for TinyAI Applications

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Machetti, Simone, Schiavone, Pasquale Davide, Orlandic, Lara, Huang, Darong, Kasap, Deniz, Ansaloni, Giovanni, Atienza, David
Format:	Preprint
Publié:	2025
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

X-HEEP: An Open-Source, Configurable and Extendible RISC-V Platform for TinyAI Applications
par: Machetti, Simone, et autres
Publié: (2025)

Invited Paper: FEMU: An Open-Source and Configurable Emulation Framework for Prototyping TinyAI Heterogeneous Systems
par: Machetti, Simone, et autres
Publié: (2025)

X-HEEP: An Open-Source, Configurable and Extendible RISC-V Microcontroller for the Exploration of Ultra-Low-Power Edge Accelerators
par: Machetti, Simone, et autres
Publié: (2024)

Scalable and RISC-V Programmable Near-Memory Computing Architectures for Edge Nodes
par: Caon, Michele, et autres
Publié: (2024)

Quadrilatero: A RISC-V programmable matrix coprocessor for low-power edge applications
par: Cammarata, Danilo, et autres
Publié: (2025)

ARCANE: Adaptive RISC-V Cache Architecture for Near-memory Extensions
par: Petrolo, Vincenzo, et autres
Publié: (2025)

Physical Design Exploration of a Wire-Friendly Domain-Specific Processor for Angstrom-Era Nodes
par: Ruotolo, Lorenzo, et autres
Publié: (2025)

MetaWearS: A Shortcut in Wearable Systems Lifecycle with Only a Few Shots
par: Amirshahi, Alireza, et autres
Publié: (2024)

Increasing the Energy-Efficiency of Wearables Using Low-Precision Posit Arithmetic with PHEE
par: Mallasén, David, et autres
Publié: (2025)

Performance evaluation of acceleration of convolutional layers on OpenEdgeCGRA
par: Carpentieri, Nicolò, et autres
Publié: (2024)

Exploiting pre-optimized kernels with polyhedral transformations for CGRA compilation
par: Wang, Yuxuan, et autres
Publié: (2026)

Just TestIt! An SBST Approach To Automate System-Integration Testing
par: Terzano, Tommaso, et autres
Publié: (2025)

Not All Faults Are Equal: Transient-Fault Sensitivity Characterization of an Open-Source RISC-V Vector Cluster
par: Cai, Maoyuan, et autres
Publié: (2026)

STRELA: STReaming ELAstic CGRA Accelerator for Embedded Systems
par: Vazquez, Daniel, et autres
Publié: (2024)

Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
par: Fu, Zexin, et autres
Publié: (2025)

RTGPU: Real-Time Computing with Graphics Processing Units
par: Gheibi-Fetrat, Atiyeh, et autres
Publié: (2025)

Work-In-Progress: Accelerating Numpy With OpenBLAS For Open-Source RISC-V Chips
par: Koenig, Cyril, et autres
Publié: (2025)

Pedagogically Motivated and Composable Open-Source RISC-V Processors for Computer Science Education
par: McDougall, Ian, et autres
Publié: (2025)

Physical Design of UET-RVMCU: A Streamlined Open-Source RISC-V Microcontroller
par: Azhar, Abdullah, et autres
Publié: (2026)

Implementing and Optimizing an Open-Source SD-card Host Controller for RISC-V SoCs
par: Vanoni, Axel, et autres
Publié: (2026)

Design of a GPU with Heterogeneous Cores for Graphics
par: Tomás, Aurora, et autres
Publié: (2026)

Basilisk: Achieving Competitive Performance with Open EDA Tools on an Open-Source Linux-Capable RISC-V SoC
par: Sauter, Phillippe, et autres
Publié: (2024)

SAT-based Exact Modulo Scheduling Mapping for Resource-Constrained CGRAs
par: Tirelli, Cristian, et autres
Publié: (2024)

Basilisk: An End-to-End Open-Source Linux-Capable RISC-V SoC in 130nm CMOS
par: Scheffler, Paul, et autres
Publié: (2024)

Hardware vs. Software Implementation of Warp-Level Features in Vortex RISC-V GPU
par: Pu, Huanzhi, et autres
Publié: (2025)

HyperCroc: End-to-End Open-Source RISC-V MCU with a Plug-In Interface for Domain-Specific Accelerators
par: Sauter, Philippe, et autres
Publié: (2026)

MiniFloat-NN and ExSdotp: An ISA Extension and a Modular Open Hardware Unit for Low-Precision Training on RISC-V cores
par: Bertaccini, Luca, et autres
Publié: (2022)

Functional ISS-Driven Verification of Superscalar RISC-V Processors
par: Galimberti, Andrea, et autres
Publié: (2024)

Spatz: Clustering Compact RISC-V-Based Vector Units to Maximize Computing Efficiency
par: Perotti, Matteo, et autres
Publié: (2023)

A "New Ara" for Vector Computing: An Open Source Highly Efficient RISC-V V 1.0 Vector Processor Design
par: Perotti, Matteo, et autres
Publié: (2022)

Efficient Trace for RISC-V: Design, Evaluation, and Integration in CVA6
par: Laghi, Umberto, et autres
Publié: (2025)

A flexible framework for early power and timing comparison of time-multiplexed CGRA kernel executions
par: Aspros, Maxime Henri, et autres
Publié: (2025)

A RISC-V Multicore and GPU SoC Platform with a Qualifiable Software Stack for Safety Critical Systems
par: Bonet, Marc Solé i, et autres
Publié: (2025)

Unlimited Vector Processing for Wireless Baseband Based on RISC-V Extension
par: Jiang, Limin, et autres
Publié: (2025)

KWT-Tiny: RISC-V Accelerated, Embedded Keyword Spotting Transformer
par: Al-Qawlaq, Aness, et autres
Publié: (2024)

A Fully-Configurable Open-Source Software-Defined Digital Quantized Spiking Neural Core Architecture
par: Matinizadeh, Shadi, et autres
Publié: (2024)

Vorion: A RISC-V GPU with Hardware-Accelerated 3D Gaussian Rendering and Training
par: Wang, Yipeng, et autres
Publié: (2025)

Croc: An End-to-End Open-Source Extensible RISC-V MCU Platform to Democratize Silicon
par: Sauter, Phillippe, et autres
Publié: (2025)

REPTILES: Repeated Tiles of Sargantana, a RISC-V multicore based on OpenPiton
par: Oliete-Escuín, Noelia, et autres
Publié: (2026)

ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation
par: Ottaviano, Alessandro, et autres
Publié: (2023)