CMOS-Compatible, Wafer-Scale Processed Superconducting Qubits Exceeding Energy Relaxation Times of 200us
Fuente:
arXiv
Guardado en:
| Autores principales: | , , , , , , , , , , , , , , |
|---|---|
| Formato: | Preprint |
| Publicado: |
2025
|
| Materias: | |
| Acceso en línea: | |
| Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
| _version_ | 1866908371899121664 |
|---|---|
| author | Mayer, T. Weber, J. Music, E. Guizan, C. Moran Lang, S. J. K. Schwarzenbach, L. Dhieb, C. Kiliclar, B. Maiwald, A. Luo, Z. Lerch, W. Zahn, D. Eisele, I. Pereira, R. N. Kutter, C. |
| author_facet | Mayer, T. Weber, J. Music, E. Guizan, C. Moran Lang, S. J. K. Schwarzenbach, L. Dhieb, C. Kiliclar, B. Maiwald, A. Luo, Z. Lerch, W. Zahn, D. Eisele, I. Pereira, R. N. Kutter, C. |
| contents | We present the results of an industry-grade fabrication of superconducting qubits on 200 mm wafers utilizing CMOS-established processing methods. By automated waferprober resistance measurements at room temperature, we demonstrate a Josephson junction fabrication yield of 99.7% (shorts and opens) across more than 10000 junctions and a qubit frequency prediction accuracy of 1.6%. In cryogenic characterization, we provide statistical results regarding energy relaxation times of the qubits with a median T1 of up to 100 us and individual devices consistently approaching 200 us in long-term measurements. This represents the best performance reported so far for superconducting qubits fabricated by industry-grade, wafer-level subtractive processes. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2505_08424 |
| institution | arXiv |
| publishDate | 2025 |
| record_format | arxiv |
| spellingShingle | CMOS-Compatible, Wafer-Scale Processed Superconducting Qubits Exceeding Energy Relaxation Times of 200us Mayer, T. Weber, J. Music, E. Guizan, C. Moran Lang, S. J. K. Schwarzenbach, L. Dhieb, C. Kiliclar, B. Maiwald, A. Luo, Z. Lerch, W. Zahn, D. Eisele, I. Pereira, R. N. Kutter, C. Quantum Physics We present the results of an industry-grade fabrication of superconducting qubits on 200 mm wafers utilizing CMOS-established processing methods. By automated waferprober resistance measurements at room temperature, we demonstrate a Josephson junction fabrication yield of 99.7% (shorts and opens) across more than 10000 junctions and a qubit frequency prediction accuracy of 1.6%. In cryogenic characterization, we provide statistical results regarding energy relaxation times of the qubits with a median T1 of up to 100 us and individual devices consistently approaching 200 us in long-term measurements. This represents the best performance reported so far for superconducting qubits fabricated by industry-grade, wafer-level subtractive processes. |
| title | CMOS-Compatible, Wafer-Scale Processed Superconducting Qubits Exceeding Energy Relaxation Times of 200us |
| topic | Quantum Physics |
| url | https://arxiv.org/abs/2505.08424 |