Imagen de Portada

Automated SAR ADC Sizing Using Analytical Equations

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Li, Zhongyi, Tao, Zhuofu, Zhou, Yanze, Shi, Yichen, Yu, Zhiping, Lin, Ting-Jung, He, Lei
Formato:	Preprint
Publicado:	2025
Materias:	Hardware Architecture Signal Processing
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

AMSnet-KG: A Netlist Dataset for LLM-based AMS Circuit Auto-Design Using Knowledge Graph RAG
por: Shi, Yichen, et al.
Publicado: (2024)

Design and In-training Optimization of Binary Search ADC for Flexible Classifiers
por: Duarte, Paula Carolina Lozano, et al.
Publicado: (2024)

12-bit Delta-Sigma ADC operating at a temperature of up to 250C in Standard 0.18 $μ$m SOI CMOS
por: Sbrana, Christian, et al.
Publicado: (2024)

AMSnet-q: Unsupervised Circuit Identification and Performance Labeling for AMS Circuits
por: Zhang, Ze, et al.
Publicado: (2026)

A High-Throughput Hardware Accelerator for Lempel-Ziv 4 Compression Algorithm
por: Chen, Tao, et al.
Publicado: (2024)

A Digital SRAM-Based Compute-In-Memory Macro for Weight-Stationary Dynamic Matrix Multiplication in Transformer Attention Score Computation
por: Yu, Jianyi, et al.
Publicado: (2025)

ONE-SA: Enabling Nonlinear Operations in Systolic Arrays for Efficient and Flexible Neural Network Inference
por: Sun, Ruiqi, et al.
Publicado: (2024)

A Hierarchical Dataflow-Driven Heterogeneous Architecture for Wireless Baseband Processing
por: Jiang, Limin, et al.
Publicado: (2024)

FieldHAR: A Fully Integrated End-to-end RTL Framework for Human Activity Recognition with Neural Networks from Heterogeneous Sensors
por: Liu, Mengxi, et al.
Publicado: (2023)

Slimmed optical neural networks with multiplexed neuron sets and a corresponding backpropagation training algorithm
por: Liu, Yi-Feng, et al.
Publicado: (2023)

Practical Timing Closure in FPGA and ASIC Designs: Methods, Challenges, and Case Studies
por: Darvishi, Mostafa
Publicado: (2025)

Low Complexity Deep Learning Augmented Wireless Channel Estimation for Pilot-Based OFDM on Zynq System on Chip
por: Sharma, Animesh, et al.
Publicado: (2024)

RRAM-Based Bio-Inspired Circuits for Mobile Epileptic Correlation Extraction and Seizure Prediction
por: Wang, Hao, et al.
Publicado: (2024)

Designing Spatial Architectures for Sparse Attention: STAR Accelerator via Cross-Stage Tiling
por: Wang, Huizheng, et al.
Publicado: (2025)

In-Memory Computing Enabled Deep MIMO Detection to Support Ultra-Low-Latency Communications
por: Ding, Tingyu, et al.
Publicado: (2025)

Ellora: Exploring Low-Power OFDM-based Radar Processors using Approximate Computing
por: Bhattacharjya, Rajat, et al.
Publicado: (2023)

PADE: A Predictor-Free Sparse Attention Accelerator via Unified Execution and Stage Fusion
por: Wang, Huizheng, et al.
Publicado: (2025)

A 0.32 mm$^2$ 100 Mb/s 223 mW ASIC in 22FDX for Joint Jammer Mitigation, Channel Estimation, and SIMO Data Detection
por: Elmiger, Jonas, et al.
Publicado: (2025)

Spectral Impact of Mismatches in Interleaved ADCs
por: Guichemerre, Jérémy, et al.
Publicado: (2026)

InfiniteEn: A Multi-Source Energy Harvesting System with Load Monitoring Module for Batteryless Internet of Things
por: Puluckul, Priyesh Pappinisseri, et al.
Publicado: (2024)

Compute SNR-Optimal Analog-to-Digital Converters for Analog In-Memory Computing
por: Kavishwar, Mihir, et al.
Publicado: (2025)

Fixed-Throughput GRAND with FIFO Scheduling
por: Christen, Filippo, et al.
Publicado: (2025)

Decade-Bandwidth RF-Input Pseudo-Doherty Load Modulated Balanced Amplifier using Signal-Flow-Based Phase Alignment Design
por: Gong, Pingzhu, et al.
Publicado: (2024)

A Custom IC Layout Generation Engine Based on Dynamic Templates and Grids
por: Shin, Taeho, et al.
Publicado: (2022)

Hardware Implementation of Soft Mapper/Demappers in Iterative EP-based Receivers
por: Schilling, Ian Fischer, et al.
Publicado: (2024)

Demonstrator Testbed for Effective Precoding in MEO Multibeam Satellites
por: González-Rios, Jorge L., et al.
Publicado: (2025)

Low-power, Energy-efficient, Cardiologist-level Atrial Fibrillation Detection for Wearable Devices
por: Loroch, Dominik, et al.
Publicado: (2025)

Splitting Precoding with Subspace Selection and Quantized Refinement for Massive MIMO
por: Khorsandmanesh, Yasaman, et al.
Publicado: (2026)

Quantized Precoding for Maximizing Sum Rate in MU-MIMO Systems with Constrained Fronthaul
por: Khorsandmanesh, Yasaman, et al.
Publicado: (2026)

ListenToJESD204B: A Lightweight Open-Source JESD204B IP Core for FPGA-Based Ultrasound Acquisition systems
por: Bhattacharjee, Soumyo, et al.
Publicado: (2025)

A Spatial Array for Spectrally Agile Wireless Processing
por: Rasteh, Ali, et al.
Publicado: (2025)

Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
por: Darvishi, Mostafa
Publicado: (2025)

Variable Point: A Number Format for Area- and Energy-Efficient Multiplication of High-Dynamic-Range Numbers
por: Mirfarshbafan, Seyed Hadi, et al.
Publicado: (2025)

Scalable Wavelength Arbitration for Microring-based DWDM Transceivers
por: Choi, Sunjin, et al.
Publicado: (2024)

Channel-Coherence-Adaptive Two-Stage Fully Digital Combining for mmWave MIMO Systems
por: Khorsandmanesh, Yasaman, et al.
Publicado: (2025)

Forward and Reverse Converters for the Moduli-Set $\{2^{2q+1},2^q+2^{q-1}\pm1\}$
por: Jaberipur, Ghassem, et al.
Publicado: (2024)

A 0.03${mm}^2$ 100-250MHz Charge-Pump or Amplifier-Less Integrating Sub-Sampling PLL for Ultra-low Power Communication and Computing
por: Ray, Yudhajit, et al.
Publicado: (2024)

MEDUSA: Scalable Biometric Sensing in the Wild through Distributed MIMO Radars
por: Li, Yilong, et al.
Publicado: (2023)

Lightator: An Optical Near-Sensor Accelerator with Compressive Acquisition Enabling Versatile Image Processing
por: Morsali, Mehrdad, et al.
Publicado: (2024)

Low-latency D-MIMO Localization using Distributed Scalable Message-Passing Algorithm
por: Iancu, Dumitra, et al.
Publicado: (2025)