:: Library Catalog

Imagen de Portada

Guardado en:

Detalles Bibliográficos
Autores principales:	Wang, Yiting, Sun, Guoheng, Ye, Wanghao, Qu, Gang, Li, Ang
Formato:	Preprint
Publicado:	2025
Materias:	Artificial Intelligence Hardware Architecture Machine Learning Programming Languages
Acceso en línea:	https://arxiv.org/abs/2505.11849
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

SymRTLO: Enhancing RTL Code Optimization with LLMs and Neuron-Inspired Symbolic Reasoning
por: Wang, Yiting, et al.
Publicado: (2025)

EvoVerilog: Large Langugage Model Assisted Evolution of Verilog Code
por: Guo, Ping, et al.
Publicado: (2025)

VeriMind: Agentic LLM for Automated Verilog Generation with a Novel Evaluation Metric
por: Nadimi, Bardia, et al.
Publicado: (2025)

Insights from Verification: Training a Verilog Generation LLM with Reinforcement Learning with Testbench Feedback
por: Wang, Ning, et al.
Publicado: (2025)

VeriGRAG: Enhancing LLM-Based Verilog Code Generation with Structure-Aware Soft Prompts
por: Zhao, Jiayu, et al.
Publicado: (2025)

ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning
por: Chen, Zhirong, et al.
Publicado: (2025)

Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback
por: Blocklove, Jason, et al.
Publicado: (2024)

hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation
por: Hong, Charles, et al.
Publicado: (2025)

QiMeng-CodeV-R1: Reasoning-Enhanced Verilog Generation
por: Zhu, Yaoyu, et al.
Publicado: (2025)

PyraNet: A Multi-Layered Hierarchical Dataset for Verilog
por: Nadimi, Bardia, et al.
Publicado: (2024)

CoopetitiveV: Leveraging LLM-powered Coopetitive Multi-Agent Prompting for High-quality Verilog Generation
por: Mi, Zhendong, et al.
Publicado: (2024)

ReasoningV: Efficient Verilog Code Generation with Adaptive Hybrid Reasoning Model
por: Qin, Haiyan, et al.
Publicado: (2025)

MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generation
por: Zhang, Yongan, et al.
Publicado: (2024)

QiMeng-SALV: Signal-Aware Learning for Verilog Code Generation
por: Zhang, Yang, et al.
Publicado: (2025)

VerilogMonkey: Exploring Parallel Scaling for Automated Verilog Code Generation with LLMs
por: Niu, Juxin, et al.
Publicado: (2025)

VFocus: Better Verilog Generation from Large Language Model via Focused Reasoning
por: Zhao, Zhuorui, et al.
Publicado: (2025)

ProtocolLLM: RTL Benchmark for SystemVerilog Generation of Communication Protocols
por: Sheth, Arnav, et al.
Publicado: (2025)

Large Language Model for Verilog Generation with Code-Structure-Guided Reinforcement Learning
por: Wang, Ning, et al.
Publicado: (2024)

VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency
por: Zhao, Zhuorui, et al.
Publicado: (2025)

MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis Optimization
por: Wang, Yiting, et al.
Publicado: (2025)

Mitigating hallucinations and omissions in LLMs for invertible problems: An application to hardware logic design automation
por: Cassidy, Andrew S., et al.
Publicado: (2025)

Enabling New HDLs with Agents
por: Zakharov, Mark, et al.
Publicado: (2024)

Autocomp: A Powerful and Portable Code Optimizer for Tensor Accelerators
por: Hong, Charles, et al.
Publicado: (2025)

VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code
por: Hemadri, Raghu Vamshi, et al.
Publicado: (2025)

VeriCoder: Enhancing LLM-Based RTL Code Generation through Functional Correctness Validation
por: Wei, Anjiang, et al.
Publicado: (2025)

HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers
por: Yang, Yiyao, et al.
Publicado: (2025)

HAVEN: Hybrid Automated Verification ENgine for UVM Testbench Synthesis with LLMs
por: Meng, Chang-Chih, et al.
Publicado: (2026)

VeriCWEty: Embedding enabled Line-Level CWE Detection in Verilog
por: Roy, Prithwish Basu, et al.
Publicado: (2026)

HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip Design
por: Tang, Jinwei, et al.
Publicado: (2024)

QiMeng-CRUX: Narrowing the Gap Between Natural Language and Verilog via Core Refined Understanding eXpression for Circuit Design
por: Huang, Lei, et al.
Publicado: (2025)

Evaluating LLMs for Hardware Design and Test
por: Blocklove, Jason, et al.
Publicado: (2024)

CASS: Nvidia to AMD Transpilation with Data, Models, and Benchmark
por: Heakl, Ahmed, et al.
Publicado: (2025)

VerilogDB: The Largest, Highest-Quality Dataset with a Preprocessing Framework for LLM-based RTL Generation
por: Calzada, Paul E., et al.
Publicado: (2025)

VeriInteresting: An Empirical Study of Model Prompt Interactions in Verilog Code Generation
por: Collini, Luca, et al.
Publicado: (2026)

Zero-Shot RTL Code Generation with Attention Sink Augmented Large Language Models
por: Sandal, Selim, et al.
Publicado: (2024)

ChipGPT: How far are we from natural language hardware design
por: Chang, Kaiyan, et al.
Publicado: (2023)

GPU Performance Portability needs Autotuning
por: Ringlein, Burkhard, et al.
Publicado: (2025)

Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework
por: Chang, Kaiyan, et al.
Publicado: (2024)

LLM-FSM: Scaling Large Language Models for Finite-State Reasoning in RTL Code Generation
por: Wu, Yuheng, et al.
Publicado: (2026)

Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead
por: Yang, Guang, et al.
Publicado: (2025)