AES-RV: Hardware-Efficient RISC-V Accelerator with Low-Latency AES Instruction Extension for IoT Security

Documenti analoghi

• Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
  di: Pham, Anh Kiet, et al.
  Pubblicazione: (2026)
• Exploring the Limitations of Kolmogorov-Arnold Networks in Classification: Insights to Software Training and Hardware Implementation
  di: Tran, Van Duy, et al.
  Pubblicazione: (2024)
• Theoretical Analysis of the Efficient-Memory Matrix Storage Method for Quantum Emulation Accelerators with Gate Fusion on FPGAs
  di: Le, Tran Xuan Hieu, et al.
  Pubblicazione: (2024)
• FQsun: A Configurable Wave Function-Based Quantum Emulator for Power-Efficient Quantum Simulations
  di: Vu, Tuan Hai, et al.
  Pubblicazione: (2024)
• HERMES: High-Performance RISC-V Memory Hierarchy for ML Workloads
  di: Suryadevara, Pranav
  Pubblicazione: (2025)