Copertina

Energy-Aware Deep Learning on Resource-Constrained Hardware

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Millar, Josh, Haddadi, Hamed, Madhavapeddy, Anil
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Machine Learning Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Benchmarking Ultra-Low-Power $μ$NPUs
di: Millar, Josh, et al.
Pubblicazione: (2025)

Low-Energy On-Device Personalization for MCUs
di: Huang, Yushan, et al.
Pubblicazione: (2024)

Rescaling-Aware Training for Efficient Deployment of Deep Learning Models on Full-Integer Hardware
di: Mueller, Lion, et al.
Pubblicazione: (2025)

Exploring Quantization and Mapping Synergy in Hardware-Aware Deep Neural Network Accelerators
di: Klhufek, Jan, et al.
Pubblicazione: (2024)

HASS: Hardware-Aware Sparsity Search for Dataflow DNN Accelerator
di: Yu, Zhewen, et al.
Pubblicazione: (2024)

CATransformers: Carbon Aware Transformers Through Joint Model-Hardware Optimization
di: Wang, Irene, et al.
Pubblicazione: (2025)

Hardware-Aware Neural Dropout Search for Reliable Uncertainty Prediction on FPGA
di: Zhang, Zehuan, et al.
Pubblicazione: (2024)

Energy Efficient Software Hardware CoDesign for Machine Learning: From TinyML to Large Language Models
di: Vahdatpour, Mohammad Saleh, et al.
Pubblicazione: (2026)

Low Power Vision Transformer Accelerator with Hardware-Aware Pruning and Optimized Dataflow
di: Hsiung, Ching-Lin, et al.
Pubblicazione: (2025)

SigmaQuant: Hardware-Aware Heterogeneous Quantization Method for Edge DNN Inference
di: Liu, Qunyou, et al.
Pubblicazione: (2026)

Hardware-Software Co-Design of Scalable, Energy-Efficient Analog Recurrent Computations
di: Fyon, Arthur, et al.
Pubblicazione: (2026)

AP-DRL: A Synergistic Algorithm-Hardware Framework for Automatic Task Partitioning of Deep Reinforcement Learning on Versal ACAP
di: Li, Enlai, et al.
Pubblicazione: (2026)

PolyLUT: Ultra-low Latency Polynomial Inference with Hardware-Aware Structured Pruning
di: Andronic, Marta, et al.
Pubblicazione: (2025)

MAx-DNN: Multi-Level Arithmetic Approximation for Energy-Efficient DNN Hardware Accelerators
di: Leon, Vasileios, et al.
Pubblicazione: (2025)

A Joint Learning Approach to Hardware Caching and Prefetching
di: Yuan, Samuel, et al.
Pubblicazione: (2025)

Hardware-Aware Fine-Tuning of Spiking Q-Networks on the SpiNNaker2 Neuromorphic Platform
di: Arfa, Sirine, et al.
Pubblicazione: (2025)

A Hardware-Aware, Per-Layer Methodology for Post-Training Quantization of Large Language Models
di: Killian, Earl
Pubblicazione: (2026)

Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs
di: Chowdhury, Md Rownak Hossain, et al.
Pubblicazione: (2025)

A Survey on Deep Learning Hardware Accelerators for Heterogeneous HPC Platforms
di: Silvano, Cristina, et al.
Pubblicazione: (2023)

Torch2Chip: An End-to-end Customizable Deep Neural Network Compression and Deployment Toolkit for Prototype Hardware Accelerator Design
di: Meng, Jian, et al.
Pubblicazione: (2024)

TCL: Enabling Fast and Efficient Cross-Hardware Tensor Program Optimization via Continual Learning
di: Shen, Chaoyao, et al.
Pubblicazione: (2026)

EvolveGen: Algorithmic Level Hardware Model Checking Benchmark Generation through Reinforcement Learning
di: Hu, Guangyu, et al.
Pubblicazione: (2026)

Reusing Softmax Hardware Unit for GELU Computation in Transformers
di: Peltekis, Christodoulos, et al.
Pubblicazione: (2024)

Hardware Software Optimizations for Fast Model Recovery on Reconfigurable Architectures
di: Xu, Bin, et al.
Pubblicazione: (2025)

PQA: Exploring the Potential of Product Quantization in DNN Hardware Acceleration
di: AbouElhamayed, Ahmed F., et al.
Pubblicazione: (2023)

ATHEENA: A Toolflow for Hardware Early-Exit Network Automation
di: Biggs, Benjamin, et al.
Pubblicazione: (2023)

On-Chip Hardware-Aware Quantization for Mixed Precision Neural Networks
di: Huang, Wei, et al.
Pubblicazione: (2023)

QiMeng: Fully Automated Hardware and Software Design for Processor Chip
di: Zhang, Rui, et al.
Pubblicazione: (2025)

Hardware-Friendly Delayed-Feedback Reservoir for Multivariate Time-Series Classification
di: Ikeda, Sosei, et al.
Pubblicazione: (2025)

Low-Cost FlashAttention with Fused Exponential and Multiplication Hardware Operators
di: Alexandridis, Kosmas, et al.
Pubblicazione: (2025)

Hardware implementation of timely reliable Bayesian decision-making using memristors
di: Song, Lekai, et al.
Pubblicazione: (2024)

Algorithm and Hardware Co-Design for Efficient Complex-Valued Uncertainty Estimation
di: Zhang, Zehuan, et al.
Pubblicazione: (2026)

Hardware-Efficient Softmax and Layer Normalization with Guaranteed Normalization for Edge Devices
di: Choi, Dawon, et al.
Pubblicazione: (2026)

Large Language Model Inference Acceleration: A Comprehensive Hardware Perspective
di: Li, Jinhao, et al.
Pubblicazione: (2024)

VeriBug: An Attention-based Framework for Bug-Localization in Hardware Designs
di: Stracquadanio, Giuseppe, et al.
Pubblicazione: (2024)

When Forgetting Builds Reliability: LLM Unlearning for Reliable Hardware Code Generation
di: Liang, Yiwen, et al.
Pubblicazione: (2025)

On-Device Qwen2.5: Efficient LLM Inference with Model Compression and Hardware Acceleration
di: Xiang, Maoyang, et al.
Pubblicazione: (2025)

SOLE: Hardware-Software Co-design of Softmax and LayerNorm for Efficient Transformer Inference
di: Wang, Wenxun, et al.
Pubblicazione: (2025)

LLM4DV: Using Large Language Models for Hardware Test Stimuli Generation
di: Zhang, Zixi, et al.
Pubblicazione: (2023)

Exploring the Limitations of Kolmogorov-Arnold Networks in Classification: Insights to Software Training and Hardware Implementation
di: Tran, Van Duy, et al.
Pubblicazione: (2024)