Cover Image

Optimizing Binary and Ternary Neural Network Inference on RRAM Crossbars using CIM-Explorer

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Pelke, Rebecca, Cubero-Cascante, José, Bosbach, Nils, Degener, Niklas, Idrizi, Florian, Reimann, Lennart M., Joseph, Jan Moritz, Leupers, Rainer
Format:	Preprint
Published:	2025
Subjects:	Emerging Technologies Machine Learning
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Mixed-Precision Training and Compilation for RRAM-based Computing-in-Memory Accelerators
by: Pelke, Rebecca, et al.
Published: (2026)

CLSA-CIM: A Cross-Layer Scheduling Approach for Computing-in-Memory Architectures
by: Pelke, Rebecca, et al.
Published: (2024)

A Fully Automated Platform for Evaluating ReRAM Crossbars
by: Pelke, Rebecca, et al.
Published: (2024)

Evaluating the Scalability of Binary and Ternary CNN Workloads on RRAM-based Compute-in-Memory Accelerators
by: Cubero-Cascante, José, et al.
Published: (2025)

A Calibratable Model for Fast Energy Estimation of MVM Operations on RRAM Crossbars
by: Cubero-Cascante, José, et al.
Published: (2024)

Introducing Instruction-Accurate Simulators for Performance Estimation of Autotuning Workloads
by: Pelke, Rebecca, et al.
Published: (2025)

Efficient Reinforcement Learning On Passive RRAM Crossbar Array
by: Tyagi, Arjun, et al.
Published: (2024)

Low-power Spike-based Wearable Analytics on RRAM Crossbars
by: Bhattacharjee, Abhiroop, et al.
Published: (2025)

High-Performance ARM-on-ARM Virtualization for Multicore SystemC-TLM-Based Virtual Platforms
by: Bosbach, Nils, et al.
Published: (2025)

Bridging the Gap: Physical PCI Device Integration Into SystemC-TLM Virtual Platforms
by: Bosbach, Nils, et al.
Published: (2025)

Bayesian Optimization of Crossbar-Based Compute-In-Memory System Design for Efficient DNN Inference
by: Saha, Arnob, et al.
Published: (2026)

Drop-Connect as a Fault-Tolerance Approach for RRAM-based Deep Neural Network Accelerators
by: Xiang, Mingyuan, et al.
Published: (2024)

NISTT: A Non-Intrusive SystemC-TLM 2.0 Tracing Tool
by: Bosbach, Nils, et al.
Published: (2022)

Mapping Spiking Neural Networks to Heterogeneous Crossbar Architectures using Integer Linear Programming
by: Pohl, Devin, et al.
Published: (2025)

NQC2: A Non-Intrusive QEMU Code Coverage Plugin
by: Bosbach, Nils, et al.
Published: (2026)

Current pulse generator: A circuit for programming RRAM in current mode
by: Zhang, Bojian, et al.
Published: (2026)

Multi-Objective Optimization of ReRAM Crossbars for Robust DNN Inferencing under Stochastic Noise
by: Yang, Xiaoxuan, et al.
Published: (2021)

Energy Efficient Knapsack Optimization Using Probabilistic Memristor Crossbars
by: Li, Jinzhan, et al.
Published: (2024)

Characterization and Mitigation of ADC Noise by Reference Tuning in RRAM-Based Compute-In-Memory
by: Wei, Ying-Hao, et al.
Published: (2025)

WAGONN: Weight Bit Agglomeration in Crossbar Arrays for Reduced Impact of Interconnect Resistance on DNN Inference Accuracy
by: Victor, Jeffry, et al.
Published: (2024)

Sneak Path Current Modeling in Memristor Crossbar Arrays for Analog In-Memory Computing
by: Riam, Shah Zayed, et al.
Published: (2025)

An RRAM compute-in-memory architecture for high energy-efficient processing of binary matrix-vector multiplication in cryptography
by: Yue, Hao, et al.
Published: (2025)

ASDR: Exploiting Adaptive Sampling and Data Reuse for CIM-based Instant Neural Rendering
by: Liu, Fangxin, et al.
Published: (2025)

Segmented Exponent Alignment and Dynamic Wordline Activation for Floating-Point Analog CIM Macros
by: Yang, Weiping, et al.
Published: (2025)

XbarSim: A Decomposition-Based Memristive Crossbar Simulator
by: Kolinko, Anzhelika, et al.
Published: (2024)

QTFlow: Quantitative Timing-Sensitive Information Flow for Security-Aware Hardware Design on RTL
by: Reimann, Lennart M., et al.
Published: (2024)

Leveraging SystemC-TLM-based Virtual Prototypes for Embedded Software Fuzzing
by: Ghinami, Chiara, et al.
Published: (2025)

Atomic-Scale Insights into the Switching Mechanisms of RRAM Devices
by: Chowdhury, Md Tawsif Rahman, et al.
Published: (2025)

Pruning for Improved ADC Efficiency in Crossbar-based Analog In-memory Accelerators
by: Ibrayev, Timur, et al.
Published: (2024)

Online Soft Error Tolerance in ReRAM Crossbars for Deep Learning Accelerators
by: Khezeli, Benyamin, et al.
Published: (2024)

AutoGMap: Learning to Map Large-scale Sparse Graphs on Memristive Crossbars
by: Lyu, Bo, et al.
Published: (2021)

A Fully Digital Relaxation-Aware Analog Programming Technique for HfOx RRAM Arrays
by: Erfanijazi, Hamidreza, et al.
Published: (2023)

ClipFormer: Key-Value Clipping of Transformers on Memristive Crossbars for Write Noise Mitigation
by: Bhattacharjee, Abhiroop, et al.
Published: (2024)

Comparative Evaluation of Memory Technologies for Synaptic Crossbar Arrays -- Part I: Robustness-driven Device-Circuit Co-Design and System Implications
by: Wang, Chunguang, et al.
Published: (2023)

parti-gem5: gem5's Timing Mode Parallelised
by: Cubero-Cascante, José, et al.
Published: (2023)

The maximum storage capacity of open-loop written RRAM is around 4 bits
by: Li, Yongxiang, et al.
Published: (2024)

ReCross: Efficient Embedding Reduction Scheme for In-Memory Computing using ReRAM-Based Crossbar
by: Lai, Yu-Hong, et al.
Published: (2025)

The Reliability Issue in ReRam-based CIM Architecture for SNN: A Survey
by: Chen, Wei-Ting
Published: (2024)

Sparsity-Aware Optimization of In-Memory Bayesian Binary Neural Network Accelerators
by: Katti, Prabodh, et al.
Published: (2024)

Robustness Verification of Binary Neural Networks: An Ising and Quantum-Inspired Framework
by: Singh, Rahul, et al.
Published: (2026)