Imagen de Portada

CRYPTONITE: Scalable Accelerator Design for Cryptographic Primitives and Algorithms

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Maheswaran, Karthikeya Sharma, Bossut, Camille, Wanna, Andy, Zhang, Qirun, Hao, Cong
Formato:	Preprint
Publicado:	2025
Materias:	Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

ForgeBench: A Machine Learning Benchmark Suite and Auto-Generation Framework for Next-Generation HLS Tools
por: Wanna, Andy, et al.
Publicado: (2025)

RealProbe: An Automated and Lightweight Performance Profiler for In-FPGA Execution of High-Level Synthesis Designs
por: Kim, Jiho, et al.
Publicado: (2025)

Hardware-Software Co-Design for Accelerating Transformer Inference Leveraging Compute-in-Memory
por: Kim, Dong Eun, et al.
Publicado: (2025)

Stream-HLS: Towards Automatic Dataflow Acceleration
por: Basalama, Suhail, et al.
Publicado: (2025)

CogSys: Efficient and Scalable Neurosymbolic Cognition System via Algorithm-Hardware Co-Design
por: Wan, Zishen, et al.
Publicado: (2025)

Flexible In-NAND Cryptographic Processing for Secure Flash Storage
por: Noh, Seock-Hwan, et al.
Publicado: (2025)

AutoRAC: Automated Processing-in-Memory Accelerator Design for Recommender Systems
por: Cheng, Feng, et al.
Publicado: (2025)

LightningSimV2: Faster and Scalable Simulation for High-Level Synthesis via Graph Compilation and Optimization
por: Sarkar, Rishov, et al.
Publicado: (2024)

TAPA-CS: Enabling Scalable Accelerator Design on Distributed HBM-FPGAs
por: Prakriya, Neha, et al.
Publicado: (2023)

OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
por: Sarkar, Rishov, et al.
Publicado: (2025)

Prosperity: Accelerating Spiking Neural Networks via Product Sparsity
por: Wei, Chiyue, et al.
Publicado: (2025)

Holistic Optimization Framework for FPGA Accelerators
por: Pouget, Stéphane, et al.
Publicado: (2025)

Exploring and Exploiting Runtime Reconfigurable Floating Point Precision in Scientific Computing: a Case Study for Solving PDEs
por: Hao, Cong "Callie"
Publicado: (2024)

GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design
por: You, Haoran, et al.
Publicado: (2021)

Efficient yet Accurate End-to-End SC Accelerator Design
por: Li, Meng, et al.
Publicado: (2024)

CIMPool: Scalable Neural Network Acceleration for Compute-In-Memory using Weight Pools
por: Li, Shurui, et al.
Publicado: (2025)

The BRAM is the Limit: Shattering Myths, Shaping Standards, and Building Scalable PIM Accelerators
por: Kabir, MD Arafat, et al.
Publicado: (2024)

FIFOAdvisor: A DSE Framework for Automated FIFO Sizing of High-Level Synthesis Designs
por: Abi-Karam, Stefan, et al.
Publicado: (2025)

The Quest for Reliable AI Accelerators: Cross-Layer Evaluation and Design Optimization
por: Li, Meng, et al.
Publicado: (2026)

Scope: A Scalable Merged Pipeline Framework for Multi-Chip-Module NN Accelerators
por: Huang, Zongle, et al.
Publicado: (2026)

SCREME: A Scalable Framework for Resilient Memory Design
por: Li, Fan, et al.
Publicado: (2025)

GenPairX: A Hardware-Algorithm Co-Designed Accelerator for Paired-End Read Mapping
por: Eudine, Julien, et al.
Publicado: (2026)

SwiftKV: An Edge-Oriented Attention Algorithm and Multi-Head Accelerator for Fast, Efficient LLM Decoding
por: Zhang, Junming, et al.
Publicado: (2026)

A Near-Cache Architectural Framework for Cryptographic Computing
por: Zhang, Jingyao, et al.
Publicado: (2025)

FractalSync: Lightweight Scalable Global Synchronization of Massive Bulk Synchronous Parallel AI Accelerators
por: Isachi, Victor, et al.
Publicado: (2025)

ISAAC: Intelligent, Scalable, Agile, and Accelerated CPU Verification via LLM-aided FPGA Parallelism
por: Sun, Jialin, et al.
Publicado: (2025)

D-Legion: A Scalable Many-Core Architecture for Accelerating Matrix Multiplication in Quantized LLMs
por: Abdelmaksoud, Ahmed J., et al.
Publicado: (2026)

Oobleck: Low-Compromise Design for Fault Tolerant Accelerators
por: Wilks, Guy, et al.
Publicado: (2025)

GSIM: Accelerating RTL Simulation for Large-Scale Designs
por: Chen, Lu, et al.
Publicado: (2025)

STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design
por: Wang, Kainan, et al.
Publicado: (2025)

Transitive Array: An Efficient GEMM Accelerator with Result Reuse
por: Guo, Cong, et al.
Publicado: (2025)

DiffuSE: Cross-Layer Design Space Exploration of DNN Accelerator via Diffusion-Driven Optimization
por: Ren, Yi, et al.
Publicado: (2025)

Platinum: Path-Adaptable LUT-Based Accelerator Tailored for Low-Bit Weight Matrix Multiplication
por: Shan, Haoxuan, et al.
Publicado: (2025)

Accelerating PageRank Algorithmic Tasks with a new Programmable Hardware Architecture
por: Chowdhury, Md Rownak Hossain, et al.
Publicado: (2024)

In-place Switch: Reprogramming based SLC Cache Design for Hybrid 3D SSDs
por: Yang, Xufeng, et al.
Publicado: (2024)

NX-CGRA: A Programmable Hardware Accelerator for Core Transformer Algorithms on Edge Devices
por: Prasad, Rohit
Publicado: (2025)

Optimization of a Line Detection Algorithm for Autonomous Vehicles on a RISC-V with Accelerator
por: Belda, María José, et al.
Publicado: (2024)

LaZagna: An Open-Source Framework for Flexible 3D FPGA Architectural Exploration
por: Youssef, Ismael, et al.
Publicado: (2025)

SA-DS: A Dataset for Large Language Model-Driven AI Accelerator Design Generation
por: Vungarala, Deepak, et al.
Publicado: (2024)

HCiM: ADC-Less Hybrid Analog-Digital Compute in Memory Accelerator for Deep Learning Workloads
por: Negi, Shubham, et al.
Publicado: (2024)