Cover Image

Advanced Integration Strategies for ESD Protection and Termination in High-Speed LVDS Systems

Fuente: arXiv

Saved in:

Bibliographic Details
Main Author:	Gaddipati, Kavya
Format:	Preprint
Published:	2025
Subjects:	Hardware Architecture Computational Engineering, Finance, and Science Emerging Technologies
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Energy-Efficient Ternary Encoding for High-Speed Data Transmission in 3D-Integrated Circuits Using Inductive Coupling Links
by: Alghotmi, Abdullah Saeed
Published: (2025)

Post-Moore Technologies for Plasma Simulation: A Community Roadmap
by: Pennati, Luca, et al.
Published: (2026)

Advances in Agentic AI: Back to the Future
by: Alvarez-Telena, Sergio, et al.
Published: (2025)

Design of a 64-bit SQRT-CSLA with Reduced Area and High-Speed Applications in Low Power VLSI Circuits
by: Pallavi, CH., et al.
Published: (2024)

Apparate: Evading Memory Hierarchy with GodSpeed Wireless-on-Chip
by: GS, Nitesh Narayana, et al.
Published: (2024)

High-Performance Data Mapping for BNNs on PCM-based Integrated Photonics
by: Shahroodi, Taha, et al.
Published: (2024)

Length-Matching Routing for Programmable Photonic Circuits Using Best-First Strategy
by: Wang, Xiaoke, et al.
Published: (2025)

Cross-layer Modeling and Design of Content Addressable Memories in Advanced Technology Nodes for Similarity Search
by: Narla, Siri, et al.
Published: (2024)

AxOSyn: An Open-source Framework for Synthesizing Novel Approximate Arithmetic Operators
by: Sahoo, Siva Satyendra, et al.
Published: (2025)

Linear Decomposition of the Majority Boolean Function using the Ones on Smaller Variables
by: Chattopadhyay, Anupam, et al.
Published: (2025)

Fine Grain 3D Integration for Microarchitecture Design Through Cube Packing Exploration
by: Liu, Yongxiang, et al.
Published: (2025)

Monolithic 3D Integration for Null Convention Logic (NCL)-Based Asynchronous Circuits
by: Zhang, Xiameng, et al.
Published: (2026)

Through Silicon Via Aware Design Planning for Thermally Efficient 3-D Integrated Circuits
by: Chen, Yibo, et al.
Published: (2025)

STAMP-2.5D: Structural and Thermal Aware Methodology for Placement in 2.5D Integration
by: Parekh, Varun Darshana, et al.
Published: (2025)

Computing High-Degree Polynomial Gradients in Memory
by: Bhattacharya, T., et al.
Published: (2024)

Opportunities and Challenges for 3D Systems and Their Design
by: Emma, Philip, et al.
Published: (2025)

Count2Multiply: Reliable In-Memory High-Radix Counting
by: de Lima, João Paulo Cardoso, et al.
Published: (2024)

Architectural and System Implications of CXL-enabled Tiered Memory
by: Yang, Yujie, et al.
Published: (2025)

Vital Signs Monitoring with mmWave OFDM JCAS System
by: Dobosz, Jakub, et al.
Published: (2025)

Characterization of Off-wafer Pulse Communication in BrainScaleS Neuromorphic System
by: Vogginger, Bernhard, et al.
Published: (2026)

HiSEP-Q: A Highly Scalable and Efficient Quantum Control Processor for Superconducting Qubits
by: Guo, Xiaorang, et al.
Published: (2023)

CXLRAMSim v1.0: System-Level Exploration of CXL Memory Expander Cards
by: Pathak, Karan, et al.
Published: (2026)

Partially-Precise Computing Paradigm for Efficient Hardware Implementation of Application-Specific Embedded Systems
by: Faryabi, Mohsen, et al.
Published: (2024)

HAVEN: High-Bandwidth Flash Augmented Vector Engine for Large-Scale Approximate Nearest-Neighbor Search Acceleration
by: Hsu, Po-Kai, et al.
Published: (2026)

CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation
by: Wang, Yanjing, et al.
Published: (2024)

On the Thermal Vulnerability of 3D-Stacked High-Bandwidth Memory Architectures
by: Elahi, Mehdi, et al.
Published: (2025)

NoX: a Compact Open-Source RISC-V Processor for Multi-Processor Systems-on-Chip
by: Silva, Anderson I., et al.
Published: (2024)

Trace-Based Reconstruction of Quantum Circuit Dataflow in Surface Codes
by: Trochatos, Theodoros, et al.
Published: (2025)

Proxics: an efficient programming model for far memory accelerators
by: Liu, Zikai, et al.
Published: (2026)

Scaling Qubit Mapping and Routing With Position Graph Abstraction and Memoization
by: Russon, Brent, et al.
Published: (2026)

A Novel Thermal Network Model and Electro-Thermal Coupling Study for NSFETs and CFETs Considering Thermal Crosstalk
by: Miao, Tianci, et al.
Published: (2025)

Sequencing on Silicon: AI SoC Design for Mobile Genomics at the Edge
by: Magierowski, Sebastian, et al.
Published: (2025)

Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
by: Chen, Guan-Cheng, et al.
Published: (2025)

SMART-WRITE: Adaptive Learning-based Write Energy Optimization for Phase Change Memory
by: Desai, Mahek, et al.
Published: (2025)

Fully Automated Verification Framework for Configurable IPs: From Requirements to Results
by: Zhang, Shuhang, et al.
Published: (2025)

A Low-Cost Reliable Racetrack Cache Based on Data Compression
by: Cheshmikhani, Elham, et al.
Published: (2025)

ReCross: Efficient Embedding Reduction Scheme for In-Memory Computing using ReRAM-Based Crossbar
by: Lai, Yu-Hong, et al.
Published: (2025)

Towards Memory Specialization: A Case for Long-Term and Short-Term RAM
by: Li, Peijing, et al.
Published: (2025)

Function Approximation Using Analog Building Blocks in Flexible Electronics
by: Duarte, Paula Carolina Lozano, et al.
Published: (2025)

Solving the compute crisis with physics-based ASICs
by: Aifer, Maxwell, et al.
Published: (2025)