Efficient SRAM-PIM Co-design by Joint Exploration of Value-Level and Bit-Level Sparsity

Documenti analoghi

• Towards Efficient SRAM-PIM Architecture Design by Exploiting Unstructured Bit-Level Sparsity
  di: Duan, Cenlin, et al.
  Pubblicazione: (2024)
• CIMinus: Empowering Sparse DNN Workloads Modeling and Exploration on SRAM-based CIM Architectures
  di: Qi, Yingjie, et al.
  Pubblicazione: (2025)
• HPIM: Heterogeneous Processing-In-Memory-based Accelerator for Large Language Models Inference
  di: Duan, Cenlin, et al.
  Pubblicazione: (2025)
• CIMFlow: An Integrated Framework for Systematic Design and Evaluation of Digital CIM Architectures
  di: Qi, Yingjie, et al.
  Pubblicazione: (2025)
• MIREDO: MIP-Driven Resource-Efficient Dataflow Optimization for Computing-in-Memory Accelerator
  di: He, Xiaolin, et al.
  Pubblicazione: (2025)