Cover Image

VeriThoughts: Enabling Automated Verilog Code Generation using Reasoning and Formal Verification

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Yubeaton, Patrick, Nakkab, Andre, Xiao, Weihua, Collini, Luca, Karri, Ramesh, Hegde, Chinmay, Garg, Siddharth
Format:	Preprint
Published:	2025
Subjects:	Programming Languages Artificial Intelligence Logic in Computer Science
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

VeriInteresting: An Empirical Study of Model Prompt Interactions in Verilog Code Generation
by: Collini, Luca, et al.
Published: (2026)

Exploring the Agentic Frontier of Verilog Code Generation
by: Yubeaton, Patrick, et al.
Published: (2026)

VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code
by: Hemadri, Raghu Vamshi, et al.
Published: (2025)

C2HLSC: Can LLMs Bridge the Software-to-Hardware Design Gap?
by: Collini, Luca, et al.
Published: (2024)

C2HLSC: Leveraging Large Language Models to Bridge the Software-to-Hardware Design Gap
by: Collini, Luca, et al.
Published: (2024)

Can Reasoning Models Reason about Hardware? An Agentic HLS Perspective
by: Collini, Luca, et al.
Published: (2025)

Rome was Not Built in a Single Step: Hierarchical Prompting for LLM-based Chip Design
by: Nakkab, Andre, et al.
Published: (2024)

Formalizing UML State Machines for Automated Verification -- A Survey
by: André, Étienne, et al.
Published: (2024)

Formal Reasoning About Confidence and Automated Verification of Neural Networks
by: Afzal, Mohammad, et al.
Published: (2025)

VeriCWEty: Embedding enabled Line-Level CWE Detection in Verilog
by: Roy, Prithwish Basu, et al.
Published: (2026)

Hybrid-NL2SVA: Integrating RAG and Finetuning for LLM-based NL2SVA
by: Xiao, Weihua, et al.
Published: (2025)

Formal Verification of Isothermal Chemical Reactors
by: Feyzishendi, Parivash, et al.
Published: (2025)

Cobblestone: A Divide-and-Conquer Approach for Automating Formal Verification
by: Kasibatla, Saketh Ram, et al.
Published: (2024)

Position: Vibe Coding Needs Vibe Reasoning: Improving Vibe Coding with Formal Verification
by: Mitchell, Jacqueline, et al.
Published: (2025)

Formal Verification of the Safegcd Implementation
by: O'Connor, Russell, et al.
Published: (2025)

Formal Verification of the Sumcheck Protocol
by: Bosshard, Azucena Garvía, et al.
Published: (2024)

APOLLO: Automated LLM and Lean Collaboration for Advanced Formal Reasoning
by: Ospanov, Azim, et al.
Published: (2025)

AutoDeduct: A Tool for Automated Deductive Verification of C Code
by: Amilon, Jesper, et al.
Published: (2025)

Pseudo-Formalization for Automatic Proof Verification
by: Barkallah, Slim, et al.
Published: (2026)

Formal Verification of the Empty Hexagon Number
by: Subercaseaux, Bernardo, et al.
Published: (2024)

A Logic of Stability: Formalizing Similarity in Counterfactual Reasoning
by: Esteves, Marta
Published: (2025)

Pragmatic Formal Verification of Sequential Error Detection and Correction Codes (ECCs) used in Safety-Critical Design
by: Kumar, Aman
Published: (2024)

Double Auctions: Formalization and Automated Checkers
by: Garg, Mohit, et al.
Published: (2024)

VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contamination
by: Wang, Zeng, et al.
Published: (2025)

Formal Verification of Parameterized Systems based on Induction
by: Xiu, Jiaqi, et al.
Published: (2025)

On Improving Deep Active Learning with Formal Verification
by: Spiegelman, Jonathan, et al.
Published: (2025)

Forward Symbolic Execution for Trustworthy Automation of Binary Code Verification
by: Lindner, Andreas, et al.
Published: (2023)

FORWORD: Accelerating Formal Datapath Verification via Word-Level Sweeping
by: Yang, Ziyi, et al.
Published: (2025)

Proceedings of the Sixteenth International Symposium on Games, Automata, Logics, and Formal Verification
by: Bacci, Giorgio, et al.
Published: (2025)

Topological Semantics for Common Inductive Knowledge
by: Namachivayam, Siddharth
Published: (2026)

Semi-Automated Modular Formal Verification of Critical Software: Liveness and Completeness Thresholds
by: Reinhard, Tobias
Published: (2024)

Formal Modeling and Verification of Publisher-Subscriber Paradigm in ROS 2
by: Choton, Jahid Chowdhury, et al.
Published: (2024)

Formal that "Floats" High: Formal Verification of Floating Point Arithmetic
by: Mohanty, Hansa, et al.
Published: (2025)

Formal Verification of Blockchain Nonforking in DAG-Based BFT Consensus with Dynamic Stake
by: Coglio, Alessandro, et al.
Published: (2025)

Formal Verification of Quantum Programs: Theory, Tools and Challenges
by: Lewis, Marco, et al.
Published: (2021)

Formal Verification of Probing Security via Conditional Independence
by: Kura, Satoshi, et al.
Published: (2026)

Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback
by: Blocklove, Jason, et al.
Published: (2024)

Automated Software Verification of Hyperliveness
by: Beutner, Raven
Published: (2024)

Discovering Sparse Recovery Algorithms Using Neural Architecture Search
by: Yubeaton, Patrick, et al.
Published: (2025)

{log}: From a Constraint Logic Programming Language to a Formal Verification Tool
by: Cristiá, Maximiliano, et al.
Published: (2025)