Static Communication Analysis for Hardware Design
Fuente:
arXiv
Saved in:
| Main Authors: | , |
|---|---|
| Format: | Preprint |
| Published: |
2025
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1866908381257662464 |
|---|---|
| author | Rosendahl, Mads Kirkeby, Maja H. |
| author_facet | Rosendahl, Mads Kirkeby, Maja H. |
| contents | Hardware acceleration of algorithms is an effective method for improving performance in high-demand computational tasks. However, developing hardware designs for such acceleration fundamentally differs from software development, as it requires a deep understanding of the highly parallel nature of the hardware architecture. In this paper, we present a framework for the static analysis of communication within datapath architectures designed for field-programmable gate arrays (FPGAs). Our framework aims to enhance hardware design and optimization by providing insights into communication patterns within the architecture, which are essential for ensuring efficient data handling.
|
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2505_20849 |
| institution | arXiv |
| publishDate | 2025 |
| record_format | arxiv |
| spellingShingle | Static Communication Analysis for Hardware Design Rosendahl, Mads Kirkeby, Maja H. Hardware Architecture B.1.2 Hardware acceleration of algorithms is an effective method for improving performance in high-demand computational tasks. However, developing hardware designs for such acceleration fundamentally differs from software development, as it requires a deep understanding of the highly parallel nature of the hardware architecture. In this paper, we present a framework for the static analysis of communication within datapath architectures designed for field-programmable gate arrays (FPGAs). Our framework aims to enhance hardware design and optimization by providing insights into communication patterns within the architecture, which are essential for ensuring efficient data handling. |
| title | Static Communication Analysis for Hardware Design |
| topic | Hardware Architecture B.1.2 |
| url | https://arxiv.org/abs/2505.20849 |