Saved in:
Bibliographic Details
Main Authors: Zheng, Ziyang, Li, Kezhi, Shi, Zhengyuan, Xu, Qiang
Format: Preprint
Published: 2025
Subjects:
Online Access:https://arxiv.org/abs/2505.21988
Tags: Add Tag
No Tags, Be the first to tag this record!
_version_ 1866918156111446016
author Zheng, Ziyang
Li, Kezhi
Shi, Zhengyuan
Xu, Qiang
author_facet Zheng, Ziyang
Li, Kezhi
Shi, Zhengyuan
Xu, Qiang
contents Subgraph matching in logic circuits is foundational for numerous Electronic Design Automation (EDA) applications, including datapath optimization, arithmetic verification, and hardware trojan detection. However, existing techniques rely primarily on structural graph isomorphism and thus fail to identify function-related subgraphs when synthesis transformations substantially alter circuit topology. To overcome this critical limitation, we introduce the concept of functional subgraph matching, a novel approach that identifies whether a given logic function is implicitly present within a larger circuit, irrespective of structural variations induced by synthesis or technology mapping. Specifically, we propose a two-stage multi-modal framework: (1) learning robust functional embeddings across AIG and post-mapping netlists for functional subgraph detection, and (2) identifying fuzzy boundaries using a graph segmentation approach. Evaluations on standard benchmarks (ITC99, OpenABCD, ForgeEDA) demonstrate significant performance improvements over existing structural methods, with average $93.8\%$ accuracy in functional subgraph detection and a dice score of $91.3\%$ in fuzzy boundary identification. The source code and implementation details can be found at https://github.com/zyzheng17/Functional_Subgraph_Matching-Neurips25.
format Preprint
id arxiv_https___arxiv_org_abs_2505_21988
institution arXiv
publishDate 2025
record_format arxiv
spellingShingle Functional Matching of Logic Subgraphs: Beyond Structural Isomorphism
Zheng, Ziyang
Li, Kezhi
Shi, Zhengyuan
Xu, Qiang
Artificial Intelligence
Subgraph matching in logic circuits is foundational for numerous Electronic Design Automation (EDA) applications, including datapath optimization, arithmetic verification, and hardware trojan detection. However, existing techniques rely primarily on structural graph isomorphism and thus fail to identify function-related subgraphs when synthesis transformations substantially alter circuit topology. To overcome this critical limitation, we introduce the concept of functional subgraph matching, a novel approach that identifies whether a given logic function is implicitly present within a larger circuit, irrespective of structural variations induced by synthesis or technology mapping. Specifically, we propose a two-stage multi-modal framework: (1) learning robust functional embeddings across AIG and post-mapping netlists for functional subgraph detection, and (2) identifying fuzzy boundaries using a graph segmentation approach. Evaluations on standard benchmarks (ITC99, OpenABCD, ForgeEDA) demonstrate significant performance improvements over existing structural methods, with average $93.8\%$ accuracy in functional subgraph detection and a dice score of $91.3\%$ in fuzzy boundary identification. The source code and implementation details can be found at https://github.com/zyzheng17/Functional_Subgraph_Matching-Neurips25.
title Functional Matching of Logic Subgraphs: Beyond Structural Isomorphism
topic Artificial Intelligence
url https://arxiv.org/abs/2505.21988