A Unified Framework for Mapping and Synthesis of Approximate R-Blocks CGRAs

Documenti analoghi

• A Bespoke Design Approach to Low-Power Printed Microprocessors for Machine Learning Applications
  di: Chaidos, Panagiotis, et al.
  Pubblicazione: (2025)
• MaRVIn: A Cross-Layer Mixed-Precision RISC-V Framework for DNN Inference, from ISA Extension to Hardware Acceleration
  di: Armeniakos, Giorgos, et al.
  Pubblicazione: (2025)
• Mixed-precision Neural Networks on RISC-V Cores: ISA extensions for Multi-Pumped Soft SIMD Operations
  di: Armeniakos, Giorgos, et al.
  Pubblicazione: (2024)
• CIMple: Standard-cell SRAM-based CIM with LUT-based split softmax for attention acceleration
  di: Ahn, Bas, et al.
  Pubblicazione: (2026)
• MAx-DNN: Multi-Level Arithmetic Approximation for Energy-Efficient DNN Hardware Accelerators
  di: Leon, Vasileios, et al.
  Pubblicazione: (2025)