A Unified Framework for Mapping and Synthesis of Approximate R-Blocks CGRAs
Fuente:
arXiv
Saved in:
| Main Authors: | Alexandris, Georgios, Chaidos, Panagiotis, Maras, Alexis, de Bruin, Barry, Gomony, Manil Dev, Corporaal, Henk, Soudris, Dimitrios, Xydis, Sotirios |
|---|---|
| Format: | Preprint |
| Published: |
2025
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
A Bespoke Design Approach to Low-Power Printed Microprocessors for Machine Learning Applications
by: Chaidos, Panagiotis, et al.
Published: (2025)
by: Chaidos, Panagiotis, et al.
Published: (2025)
MaRVIn: A Cross-Layer Mixed-Precision RISC-V Framework for DNN Inference, from ISA Extension to Hardware Acceleration
by: Armeniakos, Giorgos, et al.
Published: (2025)
by: Armeniakos, Giorgos, et al.
Published: (2025)
Mixed-precision Neural Networks on RISC-V Cores: ISA extensions for Multi-Pumped Soft SIMD Operations
by: Armeniakos, Giorgos, et al.
Published: (2024)
by: Armeniakos, Giorgos, et al.
Published: (2024)
CIMple: Standard-cell SRAM-based CIM with LUT-based split softmax for attention acceleration
by: Ahn, Bas, et al.
Published: (2026)
by: Ahn, Bas, et al.
Published: (2026)
MAx-DNN: Multi-Level Arithmetic Approximation for Energy-Efficient DNN Hardware Accelerators
by: Leon, Vasileios, et al.
Published: (2025)
by: Leon, Vasileios, et al.
Published: (2025)
Decoupled Access-Execute enabled DVFS for tinyML deployments on STM32 microcontrollers
by: Alvanaki, Elisavet Lydia, et al.
Published: (2024)
by: Alvanaki, Elisavet Lydia, et al.
Published: (2024)
LinkBo: An Adaptive Single-Wire, Low-Latency, and Fault-Tolerant Communications Interface for Variable-Distance Chip-to-Chip Systems
by: Ye, Bochen, et al.
Published: (2025)
by: Ye, Bochen, et al.
Published: (2025)
TransAxx: Efficient Transformers with Approximate Computing
by: Danopoulos, Dimitrios, et al.
Published: (2024)
by: Danopoulos, Dimitrios, et al.
Published: (2024)
SLO-aware GPU Frequency Scaling for Energy Efficient LLM Inference Serving
by: Kakolyris, Andreas Kosmas, et al.
Published: (2024)
by: Kakolyris, Andreas Kosmas, et al.
Published: (2024)
Mapping and Execution of Nested Loops on Processor Arrays: CGRAs vs. TCPAs
by: Walter, Dominik, et al.
Published: (2025)
by: Walter, Dominik, et al.
Published: (2025)
SAT-based Exact Modulo Scheduling Mapping for Resource-Constrained CGRAs
by: Tirelli, Cristian, et al.
Published: (2024)
by: Tirelli, Cristian, et al.
Published: (2024)
MPAI: A Co-Processing Architecture with MPSoC & AI Accelerators for Vision Applications in Space
by: Leon, Vasileios, et al.
Published: (2024)
by: Leon, Vasileios, et al.
Published: (2024)
Dataflow Optimized Reconfigurable Acceleration for FEM-based CFD Simulations
by: Kapetanakis, Anastassis, et al.
Published: (2024)
by: Kapetanakis, Anastassis, et al.
Published: (2024)
Accelerating AI and Computer Vision for Satellite Pose Estimation on the Intel Myriad X Embedded SoC
by: Leon, Vasileios, et al.
Published: (2024)
by: Leon, Vasileios, et al.
Published: (2024)
LOREN: Low Rank-Based Code-Rate Adaptation in Neural Receivers
by: Van Bolderik, Bram, et al.
Published: (2026)
by: Van Bolderik, Bram, et al.
Published: (2026)
Synthesis of Resource-Efficient Superconducting Circuits with Clock-Free Alternating Logic
by: Volk, Jennifer, et al.
Published: (2024)
by: Volk, Jennifer, et al.
Published: (2024)
Optimizing GEMM for Energy and Performance on Versal ACAP Architectures
by: Papalamprou, Ilias, et al.
Published: (2025)
by: Papalamprou, Ilias, et al.
Published: (2025)
Towards Employing FPGA and ASIP Acceleration to Enable Onboard AI/ML in Space Applications
by: Leon, Vasileios, et al.
Published: (2025)
by: Leon, Vasileios, et al.
Published: (2025)
DR-CGRA: Supporting Loop-Carried Dependencies in CGRAs Without Spilling Intermediate Values
by: Hadar, Elad, et al.
Published: (2024)
by: Hadar, Elad, et al.
Published: (2024)
Combining Fault Tolerance Techniques and COTS SoC Accelerators for Payload Processing in Space
by: Leon, Vasileios, et al.
Published: (2025)
by: Leon, Vasileios, et al.
Published: (2025)
Evolutionary Approximation of Ternary Neurons for On-sensor Printed Neural Networks
by: Mrazek, Vojtech, et al.
Published: (2024)
by: Mrazek, Vojtech, et al.
Published: (2024)
Post-Quantum and Blockchain-Based Attestation for Trusted FPGAs in B5G Networks
by: Papalamprou, Ilias, et al.
Published: (2025)
by: Papalamprou, Ilias, et al.
Published: (2025)
Exploiting temporal parallelism for LSTM Autoencoder acceleration on FPGA
by: Leftheriotis, Aimilios, et al.
Published: (2026)
by: Leftheriotis, Aimilios, et al.
Published: (2026)
Approximate Computing Survey, Part I: Terminology and Software & Hardware Approximation Techniques
by: Leon, Vasileios, et al.
Published: (2023)
by: Leon, Vasileios, et al.
Published: (2023)
Function Approximation Using Analog Building Blocks in Flexible Electronics
by: Duarte, Paula Carolina Lozano, et al.
Published: (2025)
by: Duarte, Paula Carolina Lozano, et al.
Published: (2025)
Mestra: Exploring Migration on Virtualized CGRAs
by: Kyriazis, Agamemnon, et al.
Published: (2026)
by: Kyriazis, Agamemnon, et al.
Published: (2026)
Development of High-Performance DSP Algorithms on the European Rad-Hard NG-ULTRA SoC FPGA
by: Leon, Vasileios, et al.
Published: (2024)
by: Leon, Vasileios, et al.
Published: (2024)
Re-thinking Memory-Bound Limitations in CGRAs
by: Liu, Xiangfeng, et al.
Published: (2025)
by: Liu, Xiangfeng, et al.
Published: (2025)
FPGA & VPU Co-Processing in Space Applications: Development and Testing with DSP/AI Benchmarks
by: Leon, Vasileios, et al.
Published: (2025)
by: Leon, Vasileios, et al.
Published: (2025)
Co-Design of CNN Accelerators for TinyML using Approximate Matrix Decomposition
by: Morales, José Juan Hernández, et al.
Published: (2026)
by: Morales, José Juan Hernández, et al.
Published: (2026)
Approximate Computing Survey, Part II: Application-Specific & Architectural Approximation Techniques and Applications
by: Leon, Vasileios, et al.
Published: (2023)
by: Leon, Vasileios, et al.
Published: (2023)
Late Breaking Results: Leveraging Approximate Computing for Carbon-Aware DNN Accelerators
by: Panteleaki, Aikaterini Maria, et al.
Published: (2025)
by: Panteleaki, Aikaterini Maria, et al.
Published: (2025)
Block-SSD: A New Block-Based Blocking SSD Architecture
by: Wong, Ryan, et al.
Published: (2024)
by: Wong, Ryan, et al.
Published: (2024)
Variability-Aware Approximate Circuit Synthesis via Genetic Optimization
by: Balaskas, Konstantinos, et al.
Published: (2023)
by: Balaskas, Konstantinos, et al.
Published: (2023)
A Parameterizable Convolution Accelerator for Embedded Deep Learning Applications
by: Mousouliotis, Panagiotis, et al.
Published: (2026)
by: Mousouliotis, Panagiotis, et al.
Published: (2026)
Overmind NSA: A Unified Neuro-Symbolic Computing Architecture with Approximate Nonlinear Activations and Preemptive Memory Bypass
by: Wang, Weilun, et al.
Published: (2026)
by: Wang, Weilun, et al.
Published: (2026)
Timing-driven Approximate Logic Synthesis Based on Double-chase Grey Wolf Optimizer
by: Hu, Xiangfei, et al.
Published: (2024)
by: Hu, Xiangfei, et al.
Published: (2024)
STEMS: Spatial-Temporal Mapping For Spiking Neural Networks
by: Eissa, Sherif, et al.
Published: (2025)
by: Eissa, Sherif, et al.
Published: (2025)
Enhancing Instruction Prefetching via Cache and TLB Management
by: Jamet, Alexandre Valentin, et al.
Published: (2026)
by: Jamet, Alexandre Valentin, et al.
Published: (2026)
QUADOL: A Quality-Driven Approximate Logic Synthesis Method Exploiting Dual-Output LUTs for Modern FPGAs
by: Shi, Jian, et al.
Published: (2024)
by: Shi, Jian, et al.
Published: (2024)
Similar Items
-
A Bespoke Design Approach to Low-Power Printed Microprocessors for Machine Learning Applications
by: Chaidos, Panagiotis, et al.
Published: (2025) -
MaRVIn: A Cross-Layer Mixed-Precision RISC-V Framework for DNN Inference, from ISA Extension to Hardware Acceleration
by: Armeniakos, Giorgos, et al.
Published: (2025) -
Mixed-precision Neural Networks on RISC-V Cores: ISA extensions for Multi-Pumped Soft SIMD Operations
by: Armeniakos, Giorgos, et al.
Published: (2024) -
CIMple: Standard-cell SRAM-based CIM with LUT-based split softmax for attention acceleration
by: Ahn, Bas, et al.
Published: (2026) -
MAx-DNN: Multi-Level Arithmetic Approximation for Energy-Efficient DNN Hardware Accelerators
by: Leon, Vasileios, et al.
Published: (2025)