QiMeng-CodeV-R1: Reasoning-Enhanced Verilog Generation

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Zhu, Yaoyu, Huang, Di, Lyu, Hanqi, Zhang, Xiaoyun, Li, Chongxiao, Shi, Wenxuan, Wu, Yutong, Mu, Jianan, Wang, Jinghua, Zhao, Yang, Jin, Pengwei, Cheng, Shuyao, Liang, Shengwen, Zhang, Xishan, Zhang, Rui, Du, Zidong, Guo, Qi, Hu, Xing, Chen, Yunji
Format:	Preprint
Published:	2025
Subjects:	Machine Learning Hardware Architecture Programming Languages
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Internet

https://arxiv.org/abs/2505.24183