QiMeng-CodeV-R1: Reasoning-Enhanced Verilog Generation

Documenti analoghi

• QiMeng-SALV: Signal-Aware Learning for Verilog Code Generation
  di: Zhang, Yang, et al.
  Pubblicazione: (2025)
• QiMeng-CodeV-SVA: Training Specialized LLMs for Hardware Assertion Generation via RTL-Grounded Bidirectional Data Synthesis
  di: Wu, Yutong, et al.
  Pubblicazione: (2026)
• QiMeng-CRUX: Narrowing the Gap Between Natural Language and Verilog via Core Refined Understanding eXpression for Circuit Design
  di: Huang, Lei, et al.
  Pubblicazione: (2025)
• QiMeng-CPU-v2: Automated Superscalar Processor Design by Learning Data Dependencies
  di: Cheng, Shuyao, et al.
  Pubblicazione: (2025)
• QiMeng: Fully Automated Hardware and Software Design for Processor Chip
  di: Zhang, Rui, et al.
  Pubblicazione: (2025)