Imagen de Portada

QiMeng-CodeV-R1: Reasoning-Enhanced Verilog Generation

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Zhu, Yaoyu, Huang, Di, Lyu, Hanqi, Zhang, Xiaoyun, Li, Chongxiao, Shi, Wenxuan, Wu, Yutong, Mu, Jianan, Wang, Jinghua, Zhao, Yang, Jin, Pengwei, Cheng, Shuyao, Liang, Shengwen, Zhang, Xishan, Zhang, Rui, Du, Zidong, Guo, Qi, Hu, Xing, Chen, Yunji
Formato:	Preprint
Publicado:	2025
Materias:	Machine Learning Hardware Architecture Programming Languages
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

QiMeng-SALV: Signal-Aware Learning for Verilog Code Generation
por: Zhang, Yang, et al.
Publicado: (2025)

QiMeng-CodeV-SVA: Training Specialized LLMs for Hardware Assertion Generation via RTL-Grounded Bidirectional Data Synthesis
por: Wu, Yutong, et al.
Publicado: (2026)

QiMeng-CRUX: Narrowing the Gap Between Natural Language and Verilog via Core Refined Understanding eXpression for Circuit Design
por: Huang, Lei, et al.
Publicado: (2025)

QiMeng-CPU-v2: Automated Superscalar Processor Design by Learning Data Dependencies
por: Cheng, Shuyao, et al.
Publicado: (2025)

QiMeng: Fully Automated Hardware and Software Design for Processor Chip
por: Zhang, Rui, et al.
Publicado: (2025)

RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs
por: Jin, Pengwei, et al.
Publicado: (2025)

QiMeng-PRepair: Precise Code Repair via Edit-Aware Reward Optimization
por: Ke, Changxin, et al.
Publicado: (2026)

AutoPPA: Automated Circuit PPA Optimization via Contrastive Code-based Rule Library Learning
por: Li, Chongxiao, et al.
Publicado: (2026)

LocalV: Exploiting Information Locality for IP-level Verilog Generation
por: Lyu, Hanqi, et al.
Publicado: (2026)

QiMeng-MuPa: Mutual-Supervised Learning for Sequential-to-Parallel Code Translation
por: Ke, Changxin, et al.
Publicado: (2025)

AGON: Automated Design Framework for Customizing Processors from ISA Documents
por: Li, Chongxiao, et al.
Publicado: (2024)

QiMeng-NeuComBack: Self-Evolving Translation from IR to Assembly Code
por: Fang, Hainan, et al.
Publicado: (2025)

EvoVerilog: Large Langugage Model Assisted Evolution of Verilog Code
por: Guo, Ping, et al.
Publicado: (2025)

VerilogCL: A Contrastive Learning Framework for Robust LLM-Based Verilog Generation
por: Tan, Yan, et al.
Publicado: (2026)

AutoVeriFix: Automatically Correcting Errors and Enhancing Functional Correctness in LLM-Generated Verilog Code
por: Tan, Yan, et al.
Publicado: (2025)

QiMeng-Attention: SOTA Attention Operator is generated by SOTA Attention Algorithm
por: Zhou, Qirui, et al.
Publicado: (2025)

VerilogMonkey: Exploring Parallel Scaling for Automated Verilog Code Generation with LLMs
por: Niu, Juxin, et al.
Publicado: (2025)

CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization
por: Zhao, Yang, et al.
Publicado: (2024)

QiMeng-TensorOp: Automatically Generating High-Performance Tensor Operators with Hardware Primitives
por: Zhang, Xuzhi, et al.
Publicado: (2025)

Exploring the Agentic Frontier of Verilog Code Generation
por: Yubeaton, Patrick, et al.
Publicado: (2026)

HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers
por: Yang, Yiyao, et al.
Publicado: (2025)

Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation
por: Chang, Kaiyan, et al.
Publicado: (2024)

FlexMem: High-Parallel Near-Memory Architecture for Flexible Dataflow in Fully Homomorphic Encryption
por: Shi, Shangyi, et al.
Publicado: (2025)

VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency
por: Zhao, Zhuorui, et al.
Publicado: (2025)

The Cream Rises to the Top: Efficient Reranking Method for Verilog Code Generation
por: Yang, Guang, et al.
Publicado: (2025)

Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form
por: Roy, Prithwish Basu, et al.
Publicado: (2025)

Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead
por: Yang, Guang, et al.
Publicado: (2025)

QiMeng-Kernel: Macro-Thinking Micro-Coding Paradigm for LLM-Based High-Performance GPU Kernel Generation
por: Zhu, Xinguo, et al.
Publicado: (2025)

Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization
por: Fang, Wenji, et al.
Publicado: (2024)

MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generation
por: Zhang, Yongan, et al.
Publicado: (2024)

QiMeng-Xpiler: Transcompiling Tensor Programs for Deep Learning Systems with a Neural-Symbolic Approach
por: Dong, Shouyang, et al.
Publicado: (2025)

VFlow: Discovering Optimal Agentic Workflows for Verilog Generation
por: Wei, Yangbo, et al.
Publicado: (2025)

HDLFORGE: A Two-Stage Multi-Agent Framework for Efficient Verilog Code Generation with Adaptive Model Escalation
por: Abdollahi, Armin, et al.
Publicado: (2026)

VeriInteresting: An Empirical Study of Model Prompt Interactions in Verilog Code Generation
por: Collini, Luca, et al.
Publicado: (2026)

ReasoningV: Efficient Verilog Code Generation with Adaptive Hybrid Reasoning Model
por: Qin, Haiyan, et al.
Publicado: (2025)

MetRex: A Benchmark for Verilog Code Metric Reasoning Using LLMs
por: Abdelatty, Manar, et al.
Publicado: (2024)

Large Language Model for Verilog Generation with Code-Structure-Guided Reinforcement Learning
por: Wang, Ning, et al.
Publicado: (2024)

VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code
por: Hemadri, Raghu Vamshi, et al.
Publicado: (2025)

AutoVCoder: A Systematic Framework for Automated Verilog Code Generation using LLMs
por: Gao, Mingzhe, et al.
Publicado: (2024)

Cambricon-LLM: A Chiplet-Based Hybrid Architecture for On-Device Inference of 70B LLM
por: Yu, Zhongkai, et al.
Publicado: (2024)