Skip to content
VuFind
  • Login
    • English
    • Deutsch
    • Español
    • Français
    • Italiano
Advanced
  • Cite this
  • Text this
  • Email this
  • Print
  • Export Record
    • Export to RefWorks
    • Export to EndNoteWeb
    • Export to EndNote
  • Save to List
  • Permanent link
Cover Image

Saved in:
Bibliographic Details
Main Authors: Fu, Zexin, Tedeschi, Riccardo, Ottavi, Gianmarco, Wistoff, Nils, Fuguet, César, Rossi, Davide, Benini, Luca
Format: Preprint
Published: 2025
Subjects:
Hardware Architecture
Online Access:https://arxiv.org/abs/2505.24363
Tags: Add Tag
No Tags, Be the first to tag this record!
  • Holdings
  • Description
  • Table of Contents
  • Comments
  • Similar Items
  • Staff View
Description
Description not available.

Similar Items

  • CVA6S+: A Superscalar RISC-V Core with High-Throughput Memory Architecture
    by: Tedeschi, Riccardo, et al.
    Published: (2025)
  • A "New Ara" for Vector Computing: An Open Source Highly Efficient RISC-V V 1.0 Vector Processor Design
    by: Perotti, Matteo, et al.
    Published: (2022)
  • Occamy: A 432-Core Dual-Chiplet Dual-HBM2E 768-DP-GFLOP/s RISC-V System for 8-to-64-bit Dense and Sparse Computing in 12nm FinFET
    by: Scheffler, Paul, et al.
    Published: (2025)
  • Occamy: A 432-Core 28.1 DP-GFLOP/s/W 83% FPU Utilization Dual-Chiplet, Dual-HBM2E RISC-V-based Accelerator for Stencil and Sparse Linear Algebra Computations with 8-to-64-bit Floating-Point Support in 12nm FinFET
    by: Paulin, Gianna, et al.
    Published: (2024)
  • Culsans: An Efficient Snoop-based Coherency Unit for the CVA6 Open Source RISC-V application processor
    by: Tedeschi, Riccardo, et al.
    Published: (2024)

Search Options

  • Search History
  • Advanced Search

Find More

  • Browse the Catalog
  • Browse Alphabetically
  • Explore Channels
  • Course Reserves
  • New Items

Need Help?

  • Search Tips
  • Ask a Librarian
  • FAQs