Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution

Documenti analoghi

• CVA6S+: A Superscalar RISC-V Core with High-Throughput Memory Architecture
  di: Tedeschi, Riccardo, et al.
  Pubblicazione: (2025)
• A "New Ara" for Vector Computing: An Open Source Highly Efficient RISC-V V 1.0 Vector Processor Design
  di: Perotti, Matteo, et al.
  Pubblicazione: (2022)
• Occamy: A 432-Core Dual-Chiplet Dual-HBM2E 768-DP-GFLOP/s RISC-V System for 8-to-64-bit Dense and Sparse Computing in 12nm FinFET
  di: Scheffler, Paul, et al.
  Pubblicazione: (2025)
• Occamy: A 432-Core 28.1 DP-GFLOP/s/W 83% FPU Utilization Dual-Chiplet, Dual-HBM2E RISC-V-based Accelerator for Stencil and Sparse Linear Algebra Computations with 8-to-64-bit Floating-Point Support in 12nm FinFET
  di: Paulin, Gianna, et al.
  Pubblicazione: (2024)
• Dual-Issue Execution of Mixed Integer and Floating-Point Workloads on Energy-Efficient In-Order RISC-V Cores
  di: Colagrande, Luca, et al.
  Pubblicazione: (2025)