:: Library Catalog

Imagen de Portada

Guardado en:

Detalles Bibliográficos
Autores principales:	Lin, Qun-Kai, Hsu, Cheng, Chang, Tian-Sheuan
Formato:	Preprint
Publicado:	2025
Materias:	Hardware Architecture Computation and Language
Acceso en línea:	https://arxiv.org/abs/2506.00001
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

A Low-Power Sparse Deep Learning Accelerator with Optimized Data Reuse
por: Hsu, Kai-Chieh, et al.
Publicado: (2025)

Computing-In-Memory Aware Model Adaption For Edge Devices
por: Lin, Ming-Han, et al.
Publicado: (2025)

VitaLLM: A Versatile, Ultra-Compact Ternary LLM Accelerator with Dependency-Aware Scheduling
por: Lin, Zi-Wei, et al.
Publicado: (2026)

VitaLLM: A Versatile and Tiny Accelerator for Mixed-Precision LLM Inference on Edge Devices
por: Lin, Zi-Wei, et al.
Publicado: (2026)

Hardware Efficient Accelerator for Spiking Transformer With Reconfigurable Parallel Time Step Computing
por: Chen, Bo-Yu, et al.
Publicado: (2025)

Low Power Vision Transformer Accelerator with Hardware-Aware Pruning and Optimized Dataflow
por: Hsiung, Ching-Lin, et al.
Publicado: (2025)

LLM-FSM: Scaling Large Language Models for Finite-State Reasoning in RTL Code Generation
por: Wu, Yuheng, et al.
Publicado: (2026)

RCW-CIM: A Digital CIM-based LLM Accelerator with Read-Compute/Write
por: Guo, Yan-Cheng, et al.
Publicado: (2026)

DocEDA: Automated Extraction and Design of Analog Circuits from Documents with Large Language Model
por: Chen, Hong Cai, et al.
Publicado: (2024)

ESSR: An 8K@30FPS Super-Resolution Accelerator With Edge Selective Network
por: Hsu, Chih-Chia, et al.
Publicado: (2025)

An Efficient Data Reuse with Tile-Based Adaptive Stationary for Transformer Accelerators
por: Li, Tseng-Jen, et al.
Publicado: (2025)

Dynamic Gradient Sparse Update for Edge Training
por: Li, I-Hsuan, et al.
Publicado: (2025)

ASC: Adaptive Scale Feature Map Compression for Deep Neural Network
por: Yao, Yuan, et al.
Publicado: (2023)

VESTA: A Versatile SNN-Based Transformer Accelerator with Unified PEs for Multiple Computational Layers
por: Chen, Ching-Yao, et al.
Publicado: (2025)

HaLoRA: Hardware-aware Low-Rank Adaptation for Large Language Models Based on Hybrid Compute-in-Memory Architecture
por: Wu, Taiqiang, et al.
Publicado: (2025)

ACNPU: A 4.75TOPS/W 1080P@30FPS Super Resolution Accelerator with Decoupled Asymmetric Convolution
por: Yang, Tun-Hao, et al.
Publicado: (2023)

A 129FPS Full HD Real-Time Accelerator for 3D Gaussian Splatting
por: Chang, Fang-Chi, et al.
Publicado: (2026)

VeriInteresting: An Empirical Study of Model Prompt Interactions in Verilog Code Generation
por: Collini, Luca, et al.
Publicado: (2026)

EDA Corpus: A Large Language Model Dataset for Enhanced Interaction with OpenROAD
por: Wu, Bing-Yue, et al.
Publicado: (2024)

Basis Selection: Low-Rank Decomposition of Pretrained Large Language Models for Target Applications
por: Li, Yang, et al.
Publicado: (2024)

VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency
por: Zhao, Zhuorui, et al.
Publicado: (2025)

Optimizing High-Level Synthesis Designs with Retrieval-Augmented Large Language Models
por: Xu, Haocheng, et al.
Publicado: (2024)

A 71.2-$μ$W Speech Recognition Accelerator with Recurrent Spiking Neural Network
por: Yang, Chih-Chyau, et al.
Publicado: (2025)

CIMR-V: An End-to-End SRAM-based CIM Accelerator with RISC-V for AI Edge Device
por: and, Yan-Cheng Guo, et al.
Publicado: (2025)

From English to ASIC: Hardware Implementation with Large Language Model
por: Goh, Emil, et al.
Publicado: (2024)

HADES: Hardware Accelerated Decoding for Efficient Speculation in Large Language Models
por: Yang, Ze, et al.
Publicado: (2024)

White-Box Reasoning: Synergizing LLM Strategy and gm/Id Data for Automated Analog Circuit Design
por: Chen, Jianqiu, et al.
Publicado: (2025)

OPAL: Outlier-Preserved Microscaling Quantization Accelerator for Generative Large Language Models
por: Koo, Jahyun, et al.
Publicado: (2024)

Customizing a Large Language Model for VHDL Design of High-Performance Microprocessors
por: Dupuis, Nicolas, et al.
Publicado: (2025)

A Low-Power Streaming Speech Enhancement Accelerator For Edge Devices
por: Wu, Ci-Hao, et al.
Publicado: (2025)

Unveiling Environmental Impacts of Large Language Model Serving: A Functional Unit View
por: Wu, Yanran, et al.
Publicado: (2025)

Shift-Left Techniques in Electronic Design Automation: A Survey
por: Wu, Xinyue, et al.
Publicado: (2025)

HDLxGraph: Bridging Large Language Models and HDL Repositories via HDL Graph Databases
por: Zheng, Pingqing, et al.
Publicado: (2025)

Hardwired-Neurons Language Processing Units as General-Purpose Cognitive Substrates
por: Liu, Yang, et al.
Publicado: (2025)

A2H-MAS: An Algorithm-to-HLS Multi-Agent System for Automated and Reliable FPGA Implementation
por: Lei, Jie, et al.
Publicado: (2025)

Hardware Phi-1.5B: A Large Language Model Encodes Hardware Domain Specific Knowledge
por: Fu, Weimin, et al.
Publicado: (2024)

Is Finer Better? The Limits of Microscaling Formats in Large Language Models
por: Fasoli, Andrea, et al.
Publicado: (2026)

Characterizing the Behavior of Training Mamba-based State Space Models on GPUs
por: Baruah, Trinayan, et al.
Publicado: (2025)

Assessing Large Language Models in Generating RTL Design Specifications
por: Huang, Hung-Ming, et al.
Publicado: (2025)

CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair
por: Liu, Mingjie, et al.
Publicado: (2024)