Copertina

Emerging ML-AI Techniques for Analog and RF EDA

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Wu, Zhengfeng, Chen, Ziyi, Achebe, Nnaemeka, Rao, Vaibhav V., Shrestha, Pratik, Savidis, Ioannis
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture Computational Engineering, Finance, and Science Machine Learning
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

EDA-Schema-V2: A Multimodal Schema, Open Datasets, and Benchmarks for Machine Learning in Digital Physical Design
di: Shrestha, Pratik, et al.
Pubblicazione: (2026)

FALCON: An ML Framework for Fully Automated Layout-Constrained Analog Circuit Design
di: Mehradfar, Asal, et al.
Pubblicazione: (2025)

NoX: a Compact Open-Source RISC-V Processor for Multi-Processor Systems-on-Chip
di: Silva, Anderson I., et al.
Pubblicazione: (2024)

On the Thermal Vulnerability of 3D-Stacked High-Bandwidth Memory Architectures
di: Elahi, Mehdi, et al.
Pubblicazione: (2025)

Stochastic Nonlinear Dynamical Modelling of SRAM Bitcells in Retention Mode
di: Van Brandt, Léopold, et al.
Pubblicazione: (2024)

MORCIC: Model Order Reduction Techniques for Electromagnetic Models of Integrated Circuits
di: Garyfallou, Dimitrios, et al.
Pubblicazione: (2023)

Post-Moore Technologies for Plasma Simulation: A Community Roadmap
di: Pennati, Luca, et al.
Pubblicazione: (2026)

Fault tolerance estimation in digital circuits with visualised generative networks
di: Biel, Sascha, et al.
Pubblicazione: (2026)

A low-rank balanced truncation approach for large-scale RLCk model order reduction based on extended Krylov subspace and a frequency-aware convergence criterion
di: Giamouzis, Christos, et al.
Pubblicazione: (2024)

EncodingNet: A Novel Encoding-based MAC Design for Efficient Neural Network Acceleration
di: Liu, Bo, et al.
Pubblicazione: (2024)

Advanced Integration Strategies for ESD Protection and Termination in High-Speed LVDS Systems
di: Gaddipati, Kavya
Pubblicazione: (2025)

Energy-Efficient Ternary Encoding for High-Speed Data Transmission in 3D-Integrated Circuits Using Inductive Coupling Links
di: Alghotmi, Abdullah Saeed
Pubblicazione: (2025)

Advances in Agentic AI: Back to the Future
di: Alvarez-Telena, Sergio, et al.
Pubblicazione: (2025)

HDLdebugger: Streamlining HDL debugging with Large Language Models
di: Yao, Xufeng, et al.
Pubblicazione: (2024)

Two Teachers Better Than One: Hardware-Physics Co-Guided Distributed Scientific Machine Learning
di: Yuan, Yuchen, et al.
Pubblicazione: (2026)

ForgeEDA: A Comprehensive Multimodal Dataset for Advancing EDA
di: Shi, Zhengyuan, et al.
Pubblicazione: (2025)

LLM-aided explanations of EDA synthesis errors
di: Qiu, Siyu, et al.
Pubblicazione: (2024)

A Lightweight Inception Boosted U-Net Neural Network for Routability Prediction
di: Li, Hailiang, et al.
Pubblicazione: (2024)

AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models
di: Zhang, Haoyi, et al.
Pubblicazione: (2024)

AiEDA: Agentic AI Design Framework for Digital ASIC System Design
di: Patra, Aditya, et al.
Pubblicazione: (2024)

The Survey of Chiplet-based Integrated Architecture: An EDA perspective
di: Chen, Shixin, et al.
Pubblicazione: (2024)

FluxEDA: A Unified Execution Infrastructure for Stateful Agentic EDA
di: Chen, Zhengrui, et al.
Pubblicazione: (2026)

ChatEDA: A Large Language Model Powered Autonomous Agent for EDA
di: He, Zhuolun, et al.
Pubblicazione: (2023)

The Dawn of AI-Native EDA: Opportunities and Challenges of Large Circuit Models
di: Chen, Lei, et al.
Pubblicazione: (2024)

LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation
di: Zhong, Ruizhe, et al.
Pubblicazione: (2023)

DocEDA: Automated Extraction and Design of Analog Circuits from Documents with Large Language Model
di: Chen, Hong Cai, et al.
Pubblicazione: (2024)

KernelCraft: Benchmarking for Agentic Close-to-Metal Kernel Generation on Emerging Hardware
di: Nie, Jiayi, et al.
Pubblicazione: (2026)

FormalRTL: Verified RTL Synthesis at Scale
di: Li, Kezhi, et al.
Pubblicazione: (2026)

AssertCoder: LLM-Based Assertion Generation via Multimodal Specification Extraction
di: Tian, Enyuan, et al.
Pubblicazione: (2025)

A Survey of Circuit Foundation Model: Foundation AI Models for VLSI Circuit Design and EDA
di: Fang, Wenji, et al.
Pubblicazione: (2025)

AiEDA: An Open-Source AI-Aided Design Library for Design-to-Vector
di: Qiu, Yihang, et al.
Pubblicazione: (2025)

ML-PCM : Machine Learning Technique for Write Optimization in Phase Change Memory (PCM)
di: Desai, Mahek, et al.
Pubblicazione: (2025)

FLAG: Formal and LLM-assisted SVA Generation for Formal Specifications of On-Chip Communication Protocols
di: Shih, Yu-An, et al.
Pubblicazione: (2025)

ITHICA: Intra-Thread Instruction Checking Approach for Defect-Induced Silent Data Corruptions
di: Vavelidou, Ioanna, et al.
Pubblicazione: (2026)

Using LLMs to Facilitate Formal Verification of RTL
di: Orenes-Vera, Marcelo, et al.
Pubblicazione: (2023)

Offloading Data Center Tax
di: Revankar, Akshay, et al.
Pubblicazione: (2025)

EquivFusion: Unifying Hardware Equivalence Checking from Algorithms to Netlists via MLIR
di: Zhu, Jiaying, et al.
Pubblicazione: (2026)

UVMarvel: an Automated LLM-aided UVM Machine for Subsystem-level RTL Verification
di: Ye, Junhao, et al.
Pubblicazione: (2026)

MEIC: Re-thinking RTL Debug Automation using LLMs
di: Xu, Ke, et al.
Pubblicazione: (2024)

AutoINV: Automated Invariant Generation Framework for Formal Verification on High-Level Synthesis Designs
di: Zhou, Xiaofeng, et al.
Pubblicazione: (2026)