Image de couverture de livre

ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Malhotra, Akul, Gupta, Sumeet Kumar
Format:	Preprint
Publié:	2025
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Weight Transformations in Bit-Sliced Crossbar Arrays for Fault Tolerant Computing-in-Memory: Design Techniques and Evaluation Framework
par: Malhotra, Akul, et autres
Publié: (2025)

SiTe CiM: Signed Ternary Computing-in-Memory for Ultra-Low Precision Deep Neural Networks
par: Thakuria, Niharika, et autres
Publié: (2024)

BinSparX: Sparsified Binary Neural Networks for Reduced Hardware Non-Idealities in Xbar Arrays
par: Malhotra, Akul, et autres
Publié: (2024)

Lumina: Real-Time Mobile Neural Rendering by Exploiting Computational Redundancy
par: Feng, Yu, et autres
Publié: (2025)

An ECC-based Fault Tolerance Approach for DNNs
par: Raji, Mohsen, et autres
Publié: (2025)

xTern: Energy-Efficient Ternary Neural Network Inference on RISC-V-Based Edge Systems
par: Rutishauser, Georg, et autres
Publié: (2024)

Custom Algorithm-based Fault Tolerance for Attention Layers in Transformers
par: Titopoulos, Vasileios, et autres
Publié: (2025)

Synchronization for Fault-Tolerant Quantum Computers
par: Maurya, Satvik, et autres
Publié: (2025)

A Reconfigurable Approximate Computing RISC-V Platform for Fault-Tolerant Applications
par: Delavari, Arvin, et autres
Publié: (2024)

Zero-Space Cost Fault Tolerance for Transformer-based Language Models on ReRAM
par: Li, Bingbing, et autres
Publié: (2024)

Oobleck: Low-Compromise Design for Fault Tolerant Accelerators
par: Wilks, Guy, et autres
Publié: (2025)

Trikarenos: A Fault-Tolerant RISC-V-based Microcontroller for CubeSats in 28nm
par: Rogenmoser, Michael, et autres
Publié: (2023)

MXFormer: A Microscaling Floating-Point Charge-Trap Transistor Compute-in-Memory Transformer Accelerator
par: Karfakis, George, et autres
Publié: (2026)

CIMPool: Scalable Neural Network Acceleration for Compute-In-Memory using Weight Pools
par: Li, Shurui, et autres
Publié: (2025)

Who Checks the Checker? Enhancing Component-level Architectural SEU Fault Tolerance for End-to-End SoC Protection
par: Rogenmoser, Michael, et autres
Publié: (2026)

Asynchronous Memory Access Unit: Exploiting Massive Parallelism for Far Memory Access
par: Wang, Luming, et autres
Publié: (2024)

DRIFT: Harnessing Inherent Fault Tolerance for Efficient and Reliable Diffusion Model Inference
par: Wen, Jinqi, et autres
Publié: (2026)

Fault Tolerant Design of IGZO-based Binary Search ADCs
par: Duarte, Paula Carolina Lozano, et autres
Publié: (2026)

ICP: Exploiting Instruction Correlation for Prefetching Irregular Memory Accesses
par: Li, Mengming, et autres
Publié: (2026)

Combining Fault Tolerance Techniques and COTS SoC Accelerators for Payload Processing in Space
par: Leon, Vasileios, et autres
Publié: (2025)

E2AFS: Energy-Efficient Approximate Floating Point Square Rooter for Error Tolerant Computing
par: Goyal, Prateek, et autres
Publié: (2026)

ADS-IMC: Accelerating Data Sorting with In-Memory Computation
par: Dhakad, Narendra Singh, et autres
Publié: (2026)

Lifecycle Cost-Effectiveness Modeling for Redundancy-Enhanced Multi-Chiplet Architectures
par: Liu, Zizhen, et autres
Publié: (2026)

Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
par: Chen, Guan-Cheng, et autres
Publié: (2025)

HPR-Mul: An Area and Energy-Efficient High-Precision Redundancy Multiplier by Approximate Computing
par: Vafaei, Jafar, et autres
Publié: (2024)

A Review of SRAM-based Compute-in-Memory Circuits
par: Yoshioka, Kentaro, et autres
Publié: (2024)

Hardware-Software Co-Design for Accelerating Transformer Inference Leveraging Compute-in-Memory
par: Kim, Dong Eun, et autres
Publié: (2025)

A 5T-2MTJ STT-assisted Spin Orbit Torque based Ternary Content Addressable Memory for Hardware Accelerators
par: Narla, Siri, et autres
Publié: (2024)

BARD: Reducing Write Latency of DDR5 Memory by Exploiting Bank-Parallelism
par: Vittal, Suhas, et autres
Publié: (2025)

ReaLM: Reliable and Efficient Large Language Model Inference with Statistical Algorithm-Based Fault Tolerance
par: Xie, Tong, et autres
Publié: (2025)

LSQCA: Resource-Efficient Load/Store Architecture for Limited-Scale Fault-Tolerant Quantum Computing
par: Kobori, Takumi, et autres
Publié: (2024)

Enhancing Computational Efficiency in Intensive Domains via Redundant Residue Number Systems
par: Mousavi, Soudabeh, et autres
Publié: (2024)

A Computing-in-Memory-based One-Class Hyperdimensional Computing Model for Outlier Detection
par: Wang, Ruixuan, et autres
Publié: (2023)

All-in-Memory Stochastic Computing using ReRAM
par: de Lima, João Paulo C., et autres
Publié: (2025)

Hemlet: A Heterogeneous Compute-in-Memory Chiplet Architecture for Vision Transformers with Group-Level Parallelism
par: Wang, Cong, et autres
Publié: (2025)

An Event-Driven Spiking Compute-In-Memory Macro based on SOT-MRAM
par: Yu, Deyang, et autres
Publié: (2025)

Testing and Fault Tolerance Techniques for CNT-Based FPGAs
par: Lu, Siyuan, et autres
Publié: (2025)

High-Performance and Scalable Fault-Tolerant Quantum Computation with Lattice Surgery on a 2.5D Architecture
par: Ueno, Yosuke, et autres
Publié: (2024)

LinkBo: An Adaptive Single-Wire, Low-Latency, and Fault-Tolerant Communications Interface for Variable-Distance Chip-to-Chip Systems
par: Ye, Bochen, et autres
Publié: (2025)

CINM (Cinnamon): A Compilation Infrastructure for Heterogeneous Compute In-Memory and Compute Near-Memory Paradigms
par: Khan, Asif Ali, et autres
Publié: (2022)