Image de couverture de livre

Minimal Neuron Circuits -- Part I: Resonators

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Nabil, Amr, Kumar, T. Nandha, Almurib, Haider Abbas F.
Format:	Preprint
Publié:	2025
Sujets:	Neural and Evolutionary Computing Hardware Architecture B.7.1; I.2.0
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Minimal Neuron Circuits: Bursters
par: Nabil, Amr, et autres
Publié: (2025)

SPICEMixer - Netlist-Level Circuit Evolution
par: Uhlich, Stefan, et autres
Publié: (2025)

basic_RV32s: An Open-Source Microarchitectural Roadmap for RISC-V RV32I
par: Kang, Hyun Woo, et autres
Publié: (2025)

Multiplier-free In-Memory Vector-Matrix Multiplication Using Distributed Arithmetic
par: Zeller, Felix, et autres
Publié: (2025)

TOM: A Ternary Read-only Memory Accelerator for LLM-powered Edge Intelligence
par: Guan, Hongyi, et autres
Publié: (2026)

NeuroPDE: A Neuromorphic PDE Solver Based on Spintronic and Ferroelectric Devices
par: Fu, Siqing, et autres
Publié: (2025)

RV-IM100: Quantifying ISA Extension, Datapath Width, and Pipeline Depth Trade-offs in RISC-V Microarchitectures
par: Kang, Hyunwoo
Publié: (2026)

A flexible framework for early power and timing comparison of time-multiplexed CGRA kernel executions
par: Aspros, Maxime Henri, et autres
Publié: (2025)

Biological Intuition on Digital Hardware: An RTL Implementation of Poisson-Encoded SNNs for Static Image Classification
par: Das, Debabrata, et autres
Publié: (2026)

RISC-V Based TinyML Accelerator for Depthwise Separable Convolutions in Edge AI
par: Yildirim, Muhammed, et autres
Publié: (2025)

IzhiRISC-V -- a RISC-V-based Processor with Custom ISA Extension for Spiking Neuron Networks Processing with Izhikevich Neurons
par: Szczerek, Wiktor J., et autres
Publié: (2025)

Toward Thermodynamic Reservoir Computing: Exploring SHA-256 ASICs as Potential Physical Substrates
par: de Lafuente, Francisco Angulo, et autres
Publié: (2026)

Catwalk: Unary Top-K for Efficient Ramp-No-Leak Neuron Design for Temporal Neural Networks
par: Lister, Devon, et autres
Publié: (2025)

Variability-Aware Approximate Circuit Synthesis via Genetic Optimization
par: Balaskas, Konstantinos, et autres
Publié: (2023)

Hardware-Friendly Implementation of Physical Reservoir Computing with CMOS-based Time-domain Analog Spiking Neurons
par: Kimura, Nanako, et autres
Publié: (2024)

Dataflow & Tiling Strategies in Edge-AI FPGA Accelerators: A Comprehensive Literature Review
par: Li, Richie
Publié: (2025)

DSPE: An Energy-Efficient Edge Processor for DeepSeek Inference with MerkleTree-based Incremental Pruning, Multi-Stage Boothing Lookup and Dynamic Adaptive Posit Processing
par: Zhang, Yuhan, et autres
Publié: (2026)

Automated Placement of Analog Integrated Circuits using Priority-based Constructive Heuristic
par: Grus, Josef, et autres
Publié: (2024)

Nonvolatile Charge-Domain Attention with HZO Ferroelectric Capacitors: A Simulation-Based Device-to-System Evaluation
par: Abouagour, Faris
Publié: (2026)

RISCBench: Benchmarking RISC-V Orchestration Efficiency in FPGA and FPGA-Like Computing Engines
par: Ojika, Dave, et autres
Publié: (2025)

Speaking to Silicon: Neural Communication with Bitcoin Mining ASICs
par: de Lafuente, Francisco Angulo, et autres
Publié: (2026)

ReLANCE: A Resource-Efficient Low-Latency Cortical Neural Acceleration Engine
par: Kumar, Sonu, et autres
Publié: (2025)

RAMAN: Resource-efficient ApproxiMate Posit Processing for Algorithm-Hardware Co-desigN
par: Khan, Mohd Faisal, et autres
Publié: (2025)

GainSight: A Unified Framework for Data Lifetime Profiling and Heterogeneous Memory Composition
par: Li, Peijing, et autres
Publié: (2025)

Energy-Aware FPGA Implementation of Spiking Neural Network with LIF Neurons
par: Ali, Asmer Hamid, et autres
Publié: (2024)

NeuroFlex: Column-Exact ANN-SNN Co-Execution Accelerator with Cost-Guided Scheduling
par: Manjunath, Varun, et autres
Publié: (2025)

SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
par: Gunawardana, Kanishka, et autres
Publié: (2026)

Functional Stability of Software-Hardware Neural Network Implementation The NeuroComp Project
par: Oleksii, Bychkov, et autres
Publié: (2025)

Darwin3: A large-scale neuromorphic chip with a Novel ISA and On-Chip Learning
par: Ma, De, et autres
Publié: (2023)

Memory Wall is not gone: A Critical Outlook on Memory Architecture in Digital Neuromorphic Computing
par: Yousefzadeh, Amirreza, et autres
Publié: (2026)

SAGA: Synthesis Augmentation with Genetic Algorithms for In-Memory Sequence Optimization
par: Robins, Andey, et autres
Publié: (2024)

An Efficient Multicast Addressing Encoding Scheme for Multi-Core Neuromorphic Processors
par: Su, Zhe, et autres
Publié: (2024)

FlexNN: A Dataflow-aware Flexible Deep Learning Accelerator for Energy-Efficient Edge Devices
par: Raha, Arnab, et autres
Publié: (2024)

Wet TinyML: Chemical Neural Network Using Gene Regulation and Cell Plasticity
par: Somathilaka, Samitha, et autres
Publié: (2024)

YANA: Bridging the Neuromorphic Simulation-to-Hardware Gap
par: Pachideh, Brian, et autres
Publié: (2026)

A 0.5-V Linear Neuromorphic Voltage-to-Spike Encoder Using a Bulk-Driven Transconductor
par: Akbari, Meysam, et autres
Publié: (2026)

A Quarter of a Century of Neuromorphic Architectures on FPGAs -- an Overview
par: Szczerek, Wiktor J., et autres
Publié: (2025)

Spiking Transformer Hardware Accelerators in 3D Integration
par: Xu, Boxun, et autres
Publié: (2024)

A Reconfigurable Stream-Based FPGA Accelerator for Bayesian Confidence Propagation Neural Networks
par: Hafiz, Muhammad Ihsan Al, et autres
Publié: (2025)

E2ATST: A Temporal-Spatial Optimized Energy-Efficient Architecture for Training Spiking Transformer
par: Ma, Yunhao, et autres
Publié: (2025)