Copertina

A Survey on LUT-based Deep Neural Networks Implemented in FPGAs

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autore principale:	Guo, Zeyu
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

LUT-LLM: Efficient Large Language Model Inference with Memory-based Computations on FPGAs
di: He, Zifan, et al.
Pubblicazione: (2025)

SparseLUT: Sparse Connectivity Optimization for Lookup Table-based Deep Neural Networks
di: Lou, Binglei, et al.
Pubblicazione: (2025)

Enhancing LUT-based Deep Neural Networks Inference through Architecture and Connectivity Optimization
di: Lou, Binglei, et al.
Pubblicazione: (2026)

Design and Implementation of Washing Machine HUD Using FPGAs
di: Stites, Norman, et al.
Pubblicazione: (2025)

ONNX-to-Hardware Design Flow for Adaptive Neural-Network Inference on FPGAs
di: Manca, Federico, et al.
Pubblicazione: (2024)

smallNet: Implementation of a convolutional layer in tiny FPGAs
di: Bascuñán, Fernanda Zapata, et al.
Pubblicazione: (2025)

Analyzing the Single Event Upset Vulnerability of Binarized Neural Networks on SRAM FPGAs
di: Souvatzoglou, Ioanna, et al.
Pubblicazione: (2024)

A Resource-Driven Approach for Implementing CNNs on FPGAs Using Adaptive IPs
di: Magalhães, Philippe, et al.
Pubblicazione: (2025)

NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions
di: Andronic, Marta, et al.
Pubblicazione: (2024)

TreeLUT: An Efficient Alternative to Deep Neural Networks for Inference Acceleration Using Gradient Boosted Decision Trees
di: Khataei, Alireza, et al.
Pubblicazione: (2025)

PolyLUT: Learning Piecewise Polynomials for Ultra-Low Latency FPGA LUT-based Inference
di: Andronic, Marta, et al.
Pubblicazione: (2023)

CIMple: Standard-cell SRAM-based CIM with LUT-based split softmax for attention acceleration
di: Ahn, Bas, et al.
Pubblicazione: (2026)

Towards Efficient LUT-based PIM: A Scalable and Low-Power Approach for Modern Workloads
di: Khabbazan, Bahareh, et al.
Pubblicazione: (2025)

Small Logic-based Multipliers with Incomplete Sub-Multipliers for FPGAs
di: Böttcher, Andreas, et al.
Pubblicazione: (2024)

Platinum: Path-Adaptable LUT-Based Accelerator Tailored for Low-Bit Weight Matrix Multiplication
di: Shan, Haoxuan, et al.
Pubblicazione: (2025)

SAL-PIM: A Subarray-level Processing-in-Memory Architecture with LUT-based Linear Interpolation for Transformer-based Text Generation
di: Han, Wontak, et al.
Pubblicazione: (2024)

PolyLUT-Add: FPGA-based LUT Inference with Wide Inputs
di: Lou, Binglei, et al.
Pubblicazione: (2024)

Critical Path Aware Timing-Driven Global Placement for Large-Scale Heterogeneous FPGAs
di: Jiang, He, et al.
Pubblicazione: (2025)

DSLUT: An Asymmetric LUT and its Automatic Design Flow Based on Practical Functions
di: Yang, Moucheng, et al.
Pubblicazione: (2025)

Double Duty: FPGA Architecture to Enable Concurrent LUT and Adder Chain Usage
di: Pun, Junius, et al.
Pubblicazione: (2025)

LOCALUT: Harnessing Capacity-Computation Tradeoffs for LUT-Based Inference in DRAM-PIM
di: Hong, Junguk, et al.
Pubblicazione: (2026)

Leveraging Application-Specific Knowledge for Energy-Efficient Deep Learning Accelerators on Resource-Constrained FPGAs
di: Qian, Chao
Pubblicazione: (2025)

Post-Quantum and Blockchain-Based Attestation for Trusted FPGAs in B5G Networks
di: Papalamprou, Ilias, et al.
Pubblicazione: (2025)

Memory-efficient Sketch Acceleration for Handling Large Network Flows on FPGAs
di: Han, Zhaoyang, et al.
Pubblicazione: (2025)

TENET: An Efficient Sparsity-Aware LUT-Centric Architecture for Ternary LLM Inference On Edge
di: Huang, Zhirui, et al.
Pubblicazione: (2025)

Wavelet Based Frequency Detection Using FPGAs
di: Hill, Caleb, et al.
Pubblicazione: (2024)

LUTMUL: Exceed Conventional FPGA Roofline Limit by LUT-based Efficient Multiplication for Neural Network Inference
di: Xie, Yanyue, et al.
Pubblicazione: (2024)

Duet: Creating Harmony between Processors and Embedded FPGAs
di: Li, Ang, et al.
Pubblicazione: (2023)

Studying the Degradation of Propagation Delay on FPGAs at the European XFEL
di: Lanzieri, Leandro, et al.
Pubblicazione: (2024)

Interconnect-Aware Logic Resynthesis for Multi-Die FPGAs
di: Wang, Xiaoke, et al.
Pubblicazione: (2026)

Escaping Flatland: A Placement Flow for Enabling 3D FPGAs
di: Hao, Cong, et al.
Pubblicazione: (2026)

Binary Neural Network Implementation for Handwritten Digit Recognition on FPGA
di: Ertörer, Emir Devlet, et al.
Pubblicazione: (2025)

A Runtime-Adaptive Transformer Neural Network Accelerator on FPGAs
di: Kabir, Ehsan, et al.
Pubblicazione: (2024)

Fast Algorithms for Spiking Neural Network Simulation with FPGAs
di: Lindqvist, Björn A., et al.
Pubblicazione: (2024)

Shooting Neutrons at Neurons: Radiation Testing of a Spiking Neural Network on Flash-Based FPGAs
di: Nijsink, Wim, et al.
Pubblicazione: (2026)

TsetlinWiSARD: On-Chip Training of Weightless Neural Networks using Tsetlin Automata on FPGAs
di: Duan, Shengyu, et al.
Pubblicazione: (2026)

Lightweight Congruence Profiling for Early Design Exploration of Heterogeneous FPGAs
di: Boston, Allen, et al.
Pubblicazione: (2025)

RidgeWalker: Perfectly Pipelined Graph Random Walks on FPGAs
di: Tan, Hongshi, et al.
Pubblicazione: (2026)

Fast Generation of Custom Floating-Point Spatial Filters on FPGAs
di: Campos, Nelson, et al.
Pubblicazione: (2024)

GreenFPGA: Evaluating FPGAs as Environmentally Sustainable Computing Solutions
di: Sudarshan, Chetan Choppali, et al.
Pubblicazione: (2023)