Image de couverture de livre

FREESS: An Educational Simulator of a RISC-V-Inspired Superscalar Processor Based on Tomasulo's Algorithm

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteur principal:	Giorgi, Roberto
Format:	Preprint
Publié:	2025
Sujets:	Hardware Architecture C.1.2; C.1.3; K.3.2
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

FREESS: A Web-Based Educational Simulator for a RISC-V-Inspired Superscalar Processor with Tomasulo-Style Dynamic Scheduling
par: Giorgi, Roberto, et autres
Publié: (2026)

HERMES: High-Performance RISC-V Memory Hierarchy for ML Workloads
par: Suryadevara, Pranav
Publié: (2025)

SISA: A Scale-In Systolic Array for GEMM Acceleration
par: Altamura, Luigi, et autres
Publié: (2026)

ASTER: Attention-based Spiking Transformer Engine for Event-driven Reasoning
par: Das, Tamoghno, et autres
Publié: (2025)

Mestra: Exploring Migration on Virtualized CGRAs
par: Kyriazis, Agamemnon, et autres
Publié: (2026)

FPGA-Accelerated RISC-V ISA Extensions for Efficient Neural Network Inference on Edge Devices
par: Parameshwara, Arya, et autres
Publié: (2025)

SynapticCore-X: A Modular Neural Processing Architecture for Low-Cost FPGA Acceleration
par: Parameshwara, Arya
Publié: (2025)

Ember: A Compiler for Efficient Embedding Operations on Decoupled Access-Execute Architectures
par: Siracusa, Marco, et autres
Publié: (2025)

FlexiBit: Fully Flexible Precision Bit-parallel Accelerator Architecture for Arbitrary Mixed Precision AI
par: Tahmasebi, Faraz, et autres
Publié: (2024)

OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
par: Lebold, Denis, et autres
Publié: (2026)

Design and Implementation of a RISC-V SoC with Custom DSP Accelerators for Edge Computing
par: Yadav, Priyanshu
Publié: (2025)

MEDEA: A Design-Time Multi-Objective Manager for Energy-Efficient DNN Inference on Heterogeneous Ultra-Low Power Platforms
par: Taji, Hossein, et autres
Publié: (2025)

Make LLM Inference Affordable to Everyone: Augmenting GPU Memory with NDP-DIMM
par: Liu, Lian, et autres
Publié: (2025)

Fast and Practical Strassen's Matrix Multiplication using FPGAs
par: Ahmad, Afzal, et autres
Publié: (2024)

DSPE: An Energy-Efficient Edge Processor for DeepSeek Inference with MerkleTree-based Incremental Pruning, Multi-Stage Boothing Lookup and Dynamic Adaptive Posit Processing
par: Zhang, Yuhan, et autres
Publié: (2026)

DARE: An Irregularity-Tolerant Matrix Processing Unit with a Densifying ISA and Filtered Runahead Execution
par: Yang, Xin, et autres
Publié: (2025)

SparseZipper: Enhancing Matrix Extensions to Accelerate SpGEMM on CPUs
par: Ta, Tuan, et autres
Publié: (2025)

ArchAgent: Agentic AI-driven Computer Architecture Discovery
par: Gupta, Raghav, et autres
Publié: (2026)

Research on LLM Acceleration Using the High-Performance RISC-V Processor "Xiangshan" (Nanhu Version) Based on the Open-Source Matrix Instruction Set Extension (Vector Dot Product)
par: Chen, Xu-Hao, et autres
Publié: (2024)

Biological Intuition on Digital Hardware: An RTL Implementation of Poisson-Encoded SNNs for Static Image Classification
par: Das, Debabrata, et autres
Publié: (2026)

Nonvolatile Charge-Domain Attention with HZO Ferroelectric Capacitors: A Simulation-Based Device-to-System Evaluation
par: Abouagour, Faris
Publié: (2026)

Multi-diseases detection with memristive system on chip
par: Wang, Zihan, et autres
Publié: (2024)

RISCBench: Benchmarking RISC-V Orchestration Efficiency in FPGA and FPGA-Like Computing Engines
par: Ojika, Dave, et autres
Publié: (2025)

RISC-V Based TinyML Accelerator for Depthwise Separable Convolutions in Edge AI
par: Yildirim, Muhammed, et autres
Publié: (2025)

Architecting Long-Context LLM Acceleration with Packing-Prefetch Scheduler and Ultra-Large Capacity On-Chip Memories
par: Lee, Ming-Yen, et autres
Publié: (2025)

SambaNova SN40L: Scaling the AI Memory Wall with Dataflow and Composition of Experts
par: Prabhakar, Raghu, et autres
Publié: (2024)

Streamlining SIMD ISA Extensions with Takum Arithmetic: A Case Study on Intel AVX10.2
par: Hunhold, Laslo
Publié: (2025)

Design and implementation of a synchronous Hardware Performance Monitor for a RISC-V space-oriented processor
par: Arribas, Miguel Jiménez, et autres
Publié: (2024)

A Compilation Framework for Quantum Circuits with Mid-Circuit Measurement Error Awareness
par: Zhong, Ming, et autres
Publié: (2025)

A WASM-Subset Stack Architecture for Low-cost FPGAs using Open-Source EDA Flows
par: Chakrabarti, Aradhya
Publié: (2025)

pLUTo: Enabling Massively Parallel Computation in DRAM via Lookup Tables
par: Ferreira, João Dinis, et autres
Publié: (2021)

Web-Based Simulator of Superscalar RISC-V Processors
par: Jaros, Jiri, et autres
Publié: (2024)

A Comparative Study of Digital Memristor-Based Processing-In-Memory from a Device and Reliability Perspective
par: Neuner, Thomas, et autres
Publié: (2026)

Differentiable Logic Synthesis: Spectral Coefficient Selection via Sinkhorn-Constrained Composition
par: Pavlov, Gorgi
Publié: (2026)

Inside VOLT: Designing an Open-Source GPU Compiler
par: Jeong, Shinnung, et autres
Publié: (2025)

Taming Wild Branches: Overcoming Hard-to-Predict Branches using the Bullseye Predictor
par: Behrendt, Emet, et autres
Publié: (2025)

LUT Tensor Core: A Software-Hardware Co-Design for LUT-Based Low-Bit LLM Inference
par: Mo, Zhiwen, et autres
Publié: (2024)

TokenStack: A Heterogeneous HBM-PIM Architecture and Runtime for Efficient LLM Inference
par: Li, Zhuoran, et autres
Publié: (2026)

Global Optimizations & Lightweight Dynamic Logic for Concurrency
par: Pati, Suchita, et autres
Publié: (2024)

Kernel Looping: Eliminating Synchronization Boundaries for Peak Inference Performance
par: Koeplinger, David, et autres
Publié: (2024)