Imagen de Portada

PoSyn: Secure Power Side-Channel Aware Synthesis

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Srivastava, Amisha, Miftah, Samit S., Kim, Hyunmin, Pal, Debjit, Basu, Kanad
Formato:	Preprint
Publicado:	2025
Materias:	Cryptography and Security Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Power Side-Channel Analysis of the CVA6 RISC-V Core at the RTL Level Using VeriSide
por: Farnaghinejad, Behnam, et al.
Publicado: (2025)

An FPGA-Based Open-Source Hardware-Software Framework for Side-Channel Security Research
por: Zoni, Davide, et al.
Publicado: (2024)

SynFuzz: Leveraging Fuzzing of Netlist to Detect Synthesis Bugs
por: Saravanan, Raghul, et al.
Publicado: (2025)

CryptRISC: A Secure RISC-V Processor for High-Performance Cryptography with Power Side-Channel Protection
por: Srivastava, Amisha, et al.
Publicado: (2026)

Exploiting Inaccurate Branch History in Side-Channel Attacks
por: Zhu, Yuhui, et al.
Publicado: (2025)

Understanding and Mitigating Covert Channel and Side Channel Vulnerabilities Introduced by RowHammer Defenses
por: Bostancı, F. Nisa, et al.
Publicado: (2025)

Rigorous Evaluation of Microarchitectural Side-Channels with Statistical Model Checking
por: Li, Weihang, et al.
Publicado: (2025)

PhantomFetch: Obfuscating Loads against Prefetcher Side-Channel Attacks
por: Zhang, Xingzhi, et al.
Publicado: (2025)

The Impact of Run-Time Variability on Side-Channel Attacks Targeting FPGAs
por: Galli, Davide, et al.
Publicado: (2024)

Memory DisOrder: Memory Re-orderings as a Timerless Side-channel
por: Siddens, Sean, et al.
Publicado: (2026)

RISC-V Needs Secure 'Wheels': the MCU Initiator-Side Perspective
por: Pinto, Sandro, et al.
Publicado: (2024)

RollingCache: Using Runtime Behavior to Defend Against Cache Side Channel Attacks
por: Ojha, Divya, et al.
Publicado: (2024)

Revisiting Main Memory-Based Covert and Side Channel Attacks in the Context of Processing-in-Memory
por: Bostanci, F. Nisa, et al.
Publicado: (2024)

ShuffleV: A Microarchitectural Defense Strategy against Electromagnetic Side-Channel Attacks in Microprocessors
por: Narkthong, Nuntipat, et al.
Publicado: (2025)

THOR: A Non-Speculative Value Dependent Timing Side Channel Attack Exploiting Intel AMX
por: Dizani, Farshad, et al.
Publicado: (2025)

PermuteV: A Performant Side-channel-Resistant RISC-V Core Securing Edge AI Inference
por: Narkthong, Nuntipat, et al.
Publicado: (2025)

DRsam: Detection of Fault-Based Microarchitectural Side-Channel Attacks in RISC-V Using Statistical Preprocessing and Association Rule Mining
por: Hassan, Muhammad, et al.
Publicado: (2025)

Case Study: Horizontal Side-Channel Analysis Attack against Elliptic Curve Scalar Multiplication Accelerator under Laser Illumination
por: Petryk, Dmytro, et al.
Publicado: (2026)

QTFlow: Quantitative Timing-Sensitive Information Flow for Security-Aware Hardware Design on RTL
por: Reimann, Lennart M., et al.
Publicado: (2024)

RTL2M$μ$PATH: Multi-$μ$PATH Synthesis with Applications to Hardware Security Verification
por: Hsiao, Yao, et al.
Publicado: (2024)

Securing DRAM at Scale: ARFM-Driven Row Hammer Defense with Unveiling the Threat of Short tRC Patterns
por: Joo, Nogeun, et al.
Publicado: (2025)

PCG: Mitigating Conflict-based Cache Side-channel Attacks with Prefetching
por: Jiang, Fang, et al.
Publicado: (2024)

CipherGuard: Compiler-aided Mitigation against Ciphertext Side-channel Attacks
por: Jiang, Ke, et al.
Publicado: (2025)

Side-channel Inference of User Activities in AR/VR Using GPU Profiling
por: Son, Seonghun, et al.
Publicado: (2025)

Security Enclave Architecture for Heterogeneous Security Primitives for Supply-Chain Attacks
por: Raj, Kshitij, et al.
Publicado: (2025)

High-Security Hardware Module with PUF and Hybrid Cryptography for Data Security
por: Amael, Joshua Tito, et al.
Publicado: (2024)

Secure Scattered Memory: Rethinking Secure Enclave Memory with Secret Sharing
por: Geng, Haoran, et al.
Publicado: (2024)

Supporting Secured Integration of Microarchitectural Defenses
por: Ramkrishnan, Kartik, et al.
Publicado: (2026)

Formal Verification of Secure Encrypted Virtualization
por: Weerasena, Hansika, et al.
Publicado: (2026)

TroLL: Exploiting Structural Similarities between Logic Locking and Hardware Trojans
por: Liu, Yuntao, et al.
Publicado: (2023)

Revealing CNN Architectures via Side-Channel Analysis in Dataflow-based Inference Accelerators
por: Weerasena, Hansika, et al.
Publicado: (2023)

Security Properties for Open-Source Hardware Designs
por: Rogers, Jayden, et al.
Publicado: (2024)

Error Detection Schemes for Barrett Reduction of CT-BU on FPGA in Post Quantum Cryptography
por: Baidya, Paresh, et al.
Publicado: (2025)

Systematic Prevention of On-Core Timing Channels by Full Temporal Partitioning
por: Wistoff, Nils, et al.
Publicado: (2022)

Modern Hardware Security: A Review of Attacks and Countermeasures
por: Mishra, Jyotiprakash, et al.
Publicado: (2025)

New Security Challenges Towards In-Sensor Computing Systems
por: Kajol, Mashrafi, et al.
Publicado: (2025)

REDACTOR: eFPGA Redaction for DNN Accelerator Security
por: Baddour, Yazan, et al.
Publicado: (2025)

GPU in the Blind Spot: Overlooked Security Risks in Transportation
por: Puspa, Sefatun-Noor, et al.
Publicado: (2025)

On the Importance of Reproducibility of Experimental Results Especially in the Domain of Security
por: Petryk, Dmytro, et al.
Publicado: (2024)

Efficient and Lightweight In-memory Computing Architecture for Hardware Security
por: Ajmi, Hala, et al.
Publicado: (2022)