STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design

Documenti analoghi

• Hardware-Software Co-Design for Event-Driven SNN Deployment on Low-Cost Neuromorphic FPGAs
  di: Lee, Jiwoon, et al.
  Pubblicazione: (2026)
• Heterogeneous SoC Integrating an Open-Source Recurrent SNN Accelerator for Neuromorphic Edge Computing on FPGA
  di: Barocci, Michelangelo, et al.
  Pubblicazione: (2026)
• Surrogates, Spikes, and Sparsity: Performance Analysis and Characterization of SNN Hyperparameters on Hardware
  di: Aliyev, Ilkin, et al.
  Pubblicazione: (2026)
• Sparsity-Aware Streaming SNN Accelerator with Output-Channel Dataflow for Automatic Modulation Classification
  di: Yang, Kuilian, et al.
  Pubblicazione: (2026)
• SpeedLLM: An FPGA Co-design of Large Language Model Inference Accelerator
  di: Wang, Peipei, et al.
  Pubblicazione: (2025)