Imagen de Portada

Exploiting Control-flow Enforcement Technology for Sound and Precise Static Binary Disassembly

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Zhao, Brian, Yang, Yiwei, Zheng, Yusheng, Quinn, Andi
Formato:	Preprint
Publicado:	2025
Materias:	Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

HetGPU: The pursuit of making binary compatibility towards GPUs
por: Yang, Yiwei, et al.
Publicado: (2025)

CXLMemSim: A pure software simulated CXL.mem for performance characterization
por: Yang, Yiwei, et al.
Publicado: (2023)

Exploring and Exploiting Runtime Reconfigurable Floating Point Precision in Scientific Computing: a Case Study for Solving PDEs
por: Hao, Cong "Callie"
Publicado: (2024)

Towards Efficient SRAM-PIM Architecture Design by Exploiting Unstructured Bit-Level Sparsity
por: Duan, Cenlin, et al.
Publicado: (2024)

CuLifter: Lifting GPU Binaries to Typed IR
por: Zhao, Jisheng, et al.
Publicado: (2026)

A Statically and Dynamically Scalable Soft GPGPU
por: Langhammer, Martin, et al.
Publicado: (2024)

FireFly-S: Exploiting Dual-Side Sparsity for Spiking Neural Networks Acceleration with Reconfigurable Spatial Architecture
por: Li, Tenglong, et al.
Publicado: (2024)

Exploiting pre-optimized kernels with polyhedral transformations for CGRA compilation
por: Wang, Yuxuan, et al.
Publicado: (2026)

ICP: Exploiting Instruction Correlation for Prefetching Irregular Memory Accesses
por: Li, Mengming, et al.
Publicado: (2026)

ML-PCM : Machine Learning Technique for Write Optimization in Phase Change Memory (PCM)
por: Desai, Mahek, et al.
Publicado: (2025)

Static Hardware Partitioning on RISC-V -- Shortcomings, Limitations, and Prospects
por: Ramsauer, Ralf, et al.
Publicado: (2022)

Trimma: Trimming Metadata Storage and Latency for Hybrid Memory Systems
por: Li, Yiwei, et al.
Publicado: (2024)

Lumina: Real-Time Mobile Neural Rendering by Exploiting Computational Redundancy
por: Feng, Yu, et al.
Publicado: (2025)

Manticore: Hardware-Accelerated RTL Simulation with Static Bulk-Synchronous Parallelism
por: Emami, Mahyar, et al.
Publicado: (2023)

BARD: Reducing Write Latency of DDR5 Memory by Exploiting Bank-Parallelism
por: Vittal, Suhas, et al.
Publicado: (2025)

Asynchronous Memory Access Unit: Exploiting Massive Parallelism for Far Memory Access
por: Wang, Luming, et al.
Publicado: (2024)

DFModel: Design Space Optimization of Large-Scale Systems Exploiting Dataflow Mappings
por: Ko, Sho, et al.
Publicado: (2024)

TATAA: Programmable Mixed-Precision Transformer Acceleration with a Transformable Arithmetic Architecture
por: Wu, Jiajun, et al.
Publicado: (2024)

Beyond Static Policies: Exploring Dynamic Policy Selection for Single-Thread Performance Optimization
por: Zhang, Yanxin, et al.
Publicado: (2026)

Global and Local Attention-based Inception U-Net for Static IR Drop Prediction
por: Chen, Yilu, et al.
Publicado: (2024)

Squire: A General-Purpose Accelerator to Exploit Fine-Grain Parallelism on Dependency-Bound Kernels
por: Langarita, Rubén, et al.
Publicado: (2025)

Cassandra: Efficient Enforcement of Sequential Execution for Cryptographic Programs (Extended Version)
por: Hajiabadi, Ali, et al.
Publicado: (2024)

L-PCN: A Point Cloud Accelerator Exploiting Spatial Locality through Octree-based Islandization
por: Gao, Yiming, et al.
Publicado: (2026)

AssertMiner: Module-Level Spec Generation and Assertion Mining using Static Analysis Guided LLMs
por: Lyu, Hongqin, et al.
Publicado: (2025)

DICE: Enabling Efficient General-Purpose SIMT Execution with Statically Scheduled Coarse-Grained Reconfigurable Arrays
por: Wang, Jiayi, et al.
Publicado: (2026)

QUADOL: A Quality-Driven Approximate Logic Synthesis Method Exploiting Dual-Output LUTs for Modern FPGAs
por: Shi, Jian, et al.
Publicado: (2024)

Binary Neural Network Implementation for Handwritten Digit Recognition on FPGA
por: Ertörer, Emir Devlet, et al.
Publicado: (2025)

ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs
por: Malhotra, Akul, et al.
Publicado: (2025)

DiSC: Resolution-Scalable Acceleration of Diffusion Models by Exploiting Sparsity and Cached Token Reuse with Hash-based Distribution
por: Yoon, Jieon, et al.
Publicado: (2026)

SPARQLe: Sub-Precision Activation Representation for Quantized LLM Inference
por: Parvathy, Aradhana Mohan, et al.
Publicado: (2026)

DS2SC-Agent: A Multi-Agent Automated Pipeline for Rapid Chiplet Model Generation
por: Wu, Yiwei, et al.
Publicado: (2026)

Converting Binary Floating-Point Numbers to Shortest Decimal Strings: An Experimental Review
por: Gareau, Jaël Champagne, et al.
Publicado: (2026)

Design of a Reformed Array Logic Binary Multiplier for High-Speed Computations
por: Mohammad, Sakib, et al.
Publicado: (2024)

ADiP: Adaptive-Precision Systolic Array for Matrix Multiplication Acceleration
por: Abdelmaksoud, Ahmed J., et al.
Publicado: (2025)

Memory-Guided Unified Hardware Accelerator for Mixed-Precision Scientific Computing
por: Wang, Chuanzhen, et al.
Publicado: (2026)

TTP: A Hardware-Efficient Design for Precise Prefetching in Ray Tracing
por: Tozlu, Yavuz Selim, et al.
Publicado: (2026)

UniCAIM: A Unified CAM/CIM Architecture with Static-Dynamic KV Cache Pruning for Efficient Long-Context LLM Inference
por: Xu, Weikai, et al.
Publicado: (2025)

APT-LLM: Exploiting Arbitrary-Precision Tensor Core Computing for LLM Acceleration
por: Ma, Shaobo, et al.
Publicado: (2025)

TRACE: Unlocking Effective CXL Bandwidth via Lossless Compression and Precision Scaling
por: Xie, Rui, et al.
Publicado: (2025)

Increasing the Energy-Efficiency of Wearables Using Low-Precision Posit Arithmetic with PHEE
por: Mallasén, David, et al.
Publicado: (2025)